

### Analog Peripherals

#### 10-bit DAC (Current Mode)

#### Comparator

- Programmable hysteresis and response time
- Configurable to generate interrupts or reset
- Low current

#### On-Chip Debug

- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
- Provides breakpoints, single stepping, watchpoints
- Inspect/modify memory, registers, and stack
- Superior performance to emulation systems using ICE-chips, target pods, and sockets

**Supply Voltage: 2.7 to 3.6 V**

**Temperature Range: -40 to +85 °C**

### High-Speed 8051 $\mu$ C Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 25 MIPS throughput with 25 MHz clock
- Expanded interrupt handler

### Memory


- 768 bytes data RAM
- 16 kB Flash; in-system programmable in 512 byte sectors (512 bytes are reserved)

### Digital Peripherals

- 17 port I/Os; all are 5 V tolerant
- Hardware SMBus™ (I<sup>2</sup>C™ compatible), SPI™, and crystalless-UART serial ports available concurrently
- Programmable 16-bit counter/timer array with three capture/compare modules, WDT
- 4 general-purpose 16-bit counter/timers
- Timer with real-time clock mode
- Clock sources
- Two internal oscillators:
  - Precision 24.5 MHz, 2% accuracy over V<sub>DD</sub> and temperature
  - 80 kHz low frequency, low-power
- External oscillator: Crystal, RC, C, or Clock (1 or 2 pin modes)
- Can switch between clock sources on-the-fly
- Suspend mode for maximum power savings with fast wake-up (<1 us)

### Package

- 20-pin QFN
- Pin compatible with C8051F33x family of devices




### Selected Electrical Specifications

( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  V unless otherwise specified)

	Conditions	Min	Typ	Max	Units
<b>Global Characteristics</b>					
Supply Voltage			—	3.6	V
Supply Current with CPU Active	Clock = 25 MHz	—	TBD	—	mA
	Clock = 1 MHz	—	TBD	—	mA
	Clock = 80 kHz; $V_{DD}$ monitor disabled	—	TBD	—	$\mu$ A
	Clock = 32 kHz; $V_{DD}$ monitor disabled	—	TBD	—	$\mu$ A
Supply Current (shutdown)	Oscillator off; $V_{DD}$ monitor disabled	—	TBD	—	$\mu$ A
Clock Frequency Range			—	25	MHz
<b>Internal Oscillators</b>					
Frequency (OSC0)			24.5	25.0	MHz
Frequency (OSC1)			80	—	kHz
<b>Comparator</b>					
Response Time Mode0	(CP+) – (CP–) = 100 mV	—	TBD	—	$\mu$ s
Current Consumption Mode0			TBD	—	$\mu$ A
Response Time Mode1	(CP+) – (CP–) = 100 mV	—	TBD	—	$\mu$ s
Current Consumption Mode1			TBD	—	$\mu$ A
Response Time Mode2	(CP+) – (CP–) = 100 mV	—	TBD	—	$\mu$ s
Current Consumption Mode2			TBD	—	$\mu$ A
Response Time Mode3	(CP+) – (CP–) = 100 mV	—	TBD	—	$\mu$ s
Current Consumption Mode3			TBD	—	$\mu$ A

### QFN-20 Package Information



Dimension	Millimeters			Dimension	Millimeters		
	Min	Nom	Max		Min	Nom	Max
A	0.80	0.90	1.00	E	4.00 BSC.		
A1	0.03	0.07	0.11	E2	2.55	2.70	2.85
A3	0.25 REF			L	0.30	0.40	0.50
b	0.18	0.25	0.30	aaa	—	—	0.15
D	4.00 BSC.			bbb	—	—	0.10
D2	2.55	2.70	2.85	ddd	—	—	0.05
e	0.50 BSC.			eee	—	—	0.08

### C8051F337DK Development Kit

