



# LPC2930

## ARM9 flashless microcontroller with CAN, LIN, and USB Host/OTG/Device

Rev. 00.01 — 24 October 2008

Preliminary data sheet

## 1. General description

The LPC2930 combine an ARM968E-S CPU core with two integrated TCM blocks operating at frequencies of up to 125 MHz, Full-speed USB 2.0 Host/OTG/Device controller, CAN and LIN, 56 kB SRAM, external memory interface, three 10-bit ADCs, and multiple serial and parallel interfaces in a single chip targeted at consumer, industrial, medical, communication, and automotive markets. To optimize system power consumption, the LPC2930 has a very flexible Clock Generation Unit (CGU) that provides dynamic clock gating and scaling.

## 2. Features

- ARM968E-S processor running at frequencies of up to 125 MHz maximum.
- Multilayer AHB system bus at 125 MHz with four separate layers.
- On-chip memory:
  - ◆ Two Tightly Coupled Memories (TCM), 32 kB Instruction (ITCM), 32 kB Data TCM (DTCM).
  - ◆ Two separate internal Static RAM (SRAM) instances; 32 kB SRAM and 16 kB SRAM.
  - ◆ 8 kB ETB SRAM, also usable for code execution and data.
- Dual-master, eight-channel GPDMA controller on the AHB multilayer matrix which can be used with both I<sup>2</sup>C interfaces, the SPI interfaces, and the UARTs, as well as for memory-to-memory transfers including the TCM memories.
- External Static Memory Controller (SMC) with eight memory banks; up to 32-bit data bus; up to 24-bit address bus.
- Serial interfaces:
  - ◆ USB 2.0 full-speed Host/OTG/Device controller with dedicated DMA controller and on-chip device PHY.
  - ◆ Two-channel CAN controller supporting Full-CAN and extensive message filtering
  - ◆ Two LIN master controllers with full hardware support for LIN communication. The LIN interface can be configured as UART to provide two additional UART interfaces.
  - ◆ Two 550 UARTs with 16-byte Tx and Rx FIFO depths, DMA support, modem control, and RS485 (9-bit) support.
  - ◆ Three full-duplex Q-SPIs with four slave-select lines; 16 bits wide; 8 locations deep; Tx FIFO and Rx FIFO.
  - ◆ Two I<sup>2</sup>C-bus interfaces.

- Other peripherals:
  - ◆ One 10-bit ADC with 5.0 V measurement range and eight input channels with conversion times as low as 2.44  $\mu$ s per channel.
  - ◆ Two 10-bit ADCs, 8-channels each, with 3.3 V measurement range provide an additional 16 analog inputs with conversion times as low as 2.44  $\mu$ s per channel. Each channel provides a compare function to minimize interrupts.
  - ◆ Multiple trigger-start option for all ADCs: timer, PWM, other ADC, and external signal input.
  - ◆ Four 32-bit timers each containing four capture-and-compare registers linked to I/Os.
  - ◆ Four six-channel PWMs (Pulse-Width Modulators) with capture and trap functionality.
  - ◆ Two dedicated 32-bit timers to schedule and synchronize PWM and ADC.
  - ◆ Quadrature encoder interface that can monitor one external quadrature encoder.
  - ◆ 32-bit watchdog with timer change protection, running on safe clock.
- Up to 152 general-purpose I/O pins with programmable pull-up, pull-down, or bus keeper.
- Vectored Interrupt Controller (VIC) with 16 priority levels.
- Up to 22 level-sensitive external interrupt pins, including USB, CAN and LIN wake-up features.
- Processor wake-up from power-down via external interrupt pins, CAN, or LIN activity.
- Configurable clock-out pin for driving external system clocks.
- Flexible Reset Generator Unit (RGU) able to control resets of individual modules.
- Flexible Clock-Generation Unit (CGU) able to control clock frequency of individual modules:
  - ◆ On-chip very low-power ring oscillator; fixed frequency of 0.4 MHz; always on to provide a Safe\_Clock source for system monitoring.
  - ◆ On-chip crystal oscillator with a recommended operating range from 10 MHz to 25 MHz. PLL input range 10 MHz to 25 MHz.
  - ◆ On-chip PLL allows CPU operation up to a maximum CPU rate of 125 MHz.
  - ◆ Generation of up to 11 base clocks.
  - ◆ Seven fractional dividers.
- Second, dedicated CGU with its own PLL generates USB clocks and a configurable clock output.
- Highly configurable system Power Management Unit (PMU):
  - ◆ clock control of individual modules.
  - ◆ allows minimization of system operating power consumption in any configuration.
- Standard ARM test and debug interface with real-time in-circuit emulator.
- Boundary-scan test supported.
- ETM/ETB debug functions with 8 kB of dedicated SRAM also accessible for application code and data storage.
- Dual power supply:
  - ◆ CPU operating voltage: 1.8 V  $\pm$  5 %.
  - ◆ I/O operating voltage: 2.7 V to 3.6 V; inputs tolerant up to 5.5 V.
- 208-pin LQFP package.
- $-40$   $^{\circ}$ C to  $+85$   $^{\circ}$ C ambient operating temperature range.

### 3. Ordering information

Table 1. Ordering information


Type number	Package		
	Name	Description	Version
LPC2930FBD208	LQFP208	plastic low profile quad flat package; 208 leads; body 28 x 28 x 1.4 mm	SOT459-1

#### 3.1 Ordering options

Table 2. Part options

Type number	Flash memory	SRAM	SMC	USB Host/OTG/Device	UART RS485/modem	LIN 2.0/UART	CAN	Package
LPC2930FBD208	-	56 kB + 2 × 32 kB TCM	32-bit	yes	2	2	2	LQFP208

4. Block diagram



002aae257

Grey-shaded blocks represent peripherals and memory regions accessible by the GPDMA.

Fig 1. LPC2930 block diagram

## 5. Pinning information

### 5.1 Pinning




Fig 2. Pin configuration for LQFP208 package

### 5.2 Pin description

#### 5.2.1 General description

The LPC2930 uses five ports: port 0 and port 1 with 32 pins, ports 2 with 28 pins each, port 3 with 16 pins, port 4 with 24 pins, and port 5 with 20 pins. The pin to which each function is assigned is controlled by the SFSP registers in the SCU. The functions combined on each port pin are shown in the pin description tables in this section.

#### 5.2.2 LQFP208 pin assignment

Table 3. LQFP208 pin assignment

Pin name	Pin	Description			
		Function 0 (default)	Function 1	Function 2	Function 3
TDO	1 <sup>[1]</sup>	IEEE 1149.1 test data out			
P2[21]SDI2/ PCAP2[1]/D19	2 <sup>[1]</sup>	GPIO 2, pin 21	SPI2 SDI	PWM2 CAP1	EXTBUS D19
P0[24]TXD1/ TXDC1/SCS2[0]	3 <sup>[1]</sup>	GPIO 0, pin 24	UART1 TXD	CAN1 TXD	SPI2 SCS0
P0[25]RXD1/ RXDC1/SDO2	4 <sup>[1]</sup>	GPIO 0, pin 25	UART1 RXD	CAN1 RXD	SPI2 SDO
P0[26]TXD1/SDI2	5 <sup>[1]</sup>	GPIO 0, pin 26	-	UART1 TXD	SPI2 SDI
P0[27]RXD1/SCK2	6 <sup>[1]</sup>	GPIO 0, pin 27	-	UART1 RXD	SPI2 SCK
P0[28]CAP0[0]/ MAT0[0]	7 <sup>[1]</sup>	GPIO 0, pin 28	-	TIMER0 CAP0	TIMER0 MAT0
P2[26]CAP0[2]/ MAT0[2]/E16	37 <sup>[1]</sup>	GPIO 2, pin 26	TIMER0 CAP2	TIMER0 MAT2	EXTINT6
P4[8]A22/DSR1	38	GPIO 4, pin 8	EXTBUS A22	UART1 DSR	-
V <sub>SS(I/O)</sub>	39	ground for I/O			

Table 3. LQFP208 pin assignment ...continued

Pin name	Pin	Description			
		Function 0 (default)	Function 1	Function 2	Function 3
P2[27]/CAP0[3]/MAT0[3]/EI7	40 <sup>[1]</sup>	GPIO 2, pin 27	TIMER0 CAP3	TIMER0 MAT3	EXTINT7
P5[8]/D20/U1OUT2	41 <sup>[1]</sup>	GPIO 5, pin 8	EXTBUS D20	UART1 OUT2	-
P1[27]/CAP1[2]/TRAP2/PMAT3[3]	42 <sup>[1]</sup>	GPIO 1, pin 27	TIMER1 CAP2, ADC2 EXT START	PWM TRAP2	PWM3 MAT3
P1[26]/PMAT2[0]/TRAP3/PMAT3[2]	43 <sup>[1]</sup>	GPIO 1, pin 26	PWM2 MAT0	PWM TRAP3	PWM3 MAT2
P4[20]/USB_VBUS2	44 <sup>[1]</sup>	GPIO4, pin 20	USB_VBUS2		
V <sub>DD(I/O)</sub>	45	3.3 V power supply for I/O			
P1[25]/PMAT1[0]/USB_VBUS1/PMAT3[1]	46 <sup>[1]</sup>	GPIO 1, pin 25	PWM1 MAT0	USB_VBUS1	PWM3 MAT1
P0[29]/CAP0[1]/MAT0[1]	8 <sup>[1]</sup>	GPIO 0, pin 29	-	TIMER0 CAP1	TIMER0 MAT1
V <sub>DD(I/O)</sub>	9	3.3 V power supply for I/O			
P2[22]/SCK2/PCAP2[2]/D20	10 <sup>[1]</sup>	GPIO 2, pin 22	SPI2 SCK	PWM2 CAP2	EXTBUS D20
P2[23]/SCS1[0]/PCAP3[0]/D21	11 <sup>[1]</sup>	GPIO 2, pin 23	SPI1 SCS0	PWM3 CAP0	EXTBUS D21
P3[6]/SCS0[3]/PMAT1[0]/TXDL1	12 <sup>[1]</sup>	GPIO 3, pin 6	SPI0 SCS3	PWM1 MAT0	LIN1/UART TXD
P3[7]/SCS2[1]/PMAT1[1]/RXDL1	13 <sup>[1]</sup>	GPIO 3, pin 7	SPI2 SCS1	PWM1 MAT1	LIN1/UART RXD
P0[30]/CAP0[2]/MAT0[2]	14 <sup>[1]</sup>	GPIO 0, pin 30	-	TIMER0 CAP2	TIMER0 MAT2
P0[31]/CAP0[3]/MAT0[3]	15 <sup>[1]</sup>	GPIO 0, pin 31	-	TIMER0 CAP3	TIMER0 MAT3
P2[24]/SCS1[1]/PCAP3[1]/D22	16 <sup>[1]</sup>	GPIO 2, pin 24	SPI1 SCS1	PWM3 CAP1	EXTBUS D22
P2[25]/SCS1[2]/PCAP3[2]/D23	17 <sup>[1]</sup>	GPIO 2, pin 25	SPI1 SCS2	PWM3 CAP2	EXTBUS D23
V <sub>SS(I/O)</sub>	18	ground for I/O			
P5[19]/USB_D+1	19 <sup>[2]</sup>	GPIO 5, pin 19	USB_D+1	-	-
P5[18]/USB_D-1	20 <sup>[2]</sup>	GPIO 5, pin 18	USB_D-1	-	-
P5[17]/USB_D+2	21 <sup>[2]</sup>	GPIO 5, pin 17	USB_D+2	-	-
P5[16]/USB_D-2	22 <sup>[2]</sup>	GPIO 5, pin 16	USB_D-2	-	-
V <sub>DD(I/O)</sub>	23	3.3 V power supply for I/O			
V <sub>DD(CORE)</sub>	24	1.8 V power supply for digital core			
V <sub>SS(CORE)</sub>	25	ground for core			
P1[31]/CAP0[1]/MAT0[1]/EI5	26 <sup>[1]</sup>	GPIO 1, pin 31	TIMER0 CAP1	TIMER0 MAT1	EXTINT5
V <sub>SS(I/O)</sub>	27	ground for I/O			
P4[0]/A8	28 <sup>[1]</sup>	GPIO 4, pin 0	EXTBUS A8	-	-

Table 3. LQFP208 pin assignment ...continued

Pin name	Pin	Description			
		Function 0 (default)	Function 1	Function 2	Function 3
P1[31]/CAP0[0]/MAT0[0]/EI4	29 <sup>[1]</sup>	GPIO 1, pin 31	TIMER0 CAP0	TIMER0 MAT0	EXTINT4
P5[0]/D8	30 <sup>[1]</sup>	GPIO 5, pin 0	EXTBUS D8	-	-
P3[8]/SCS2[0]/PMAT1[2]	31 <sup>[1]</sup>	GPIO 3, pin 8	SPI2 SCS0	PWM1 MAT2	-
P3[9]/SDO2/ PMAT1[3]/ USB_PPWR1	32 <sup>[1]</sup>	GPIO 3, pin 9	SPI2 SDO	PWM1 MAT3	USB_PPWR1
P1[29]/CAP1[0]/TRAP0/ PMAT3[5]	33 <sup>[1]</sup>	GPIO 1, pin 29	TIMER1 CAP0/ ADC0 EXTSTART	PWM TRAP0	PWM3 MAT5
V <sub>DD(I/O)</sub>	34	3.3 V power supply for I/O			
P4[16]/CS6/U1OUT1	35 <sup>[1]</sup>	GPIO 4, pin 16	EXTBUS CS6	UART1 OUT1	-
P1[28]/CAP1[1]/TRAP1/PMAT3[4]	36 <sup>[1]</sup>	GPIO 1, pin 28	TIMER1 CAP1/ ADC1 EXTSTART	PWM TRAP1	PWM3 MAT4
V <sub>SS(CORE)</sub>	47	ground for core			
V <sub>DD(CORE)</sub>	48	1.8 V power supply for digital core			
P1[24]/PMAT0[0]/ USB_CONNECT1/ PMAT3[0]	49 <sup>[1]</sup>	GPIO 1, pin 24	PWM0 MAT0	USB_CONNECT1	PWM3 MAT0
P1[23]/RXD0/ USB_SSPND1/CS5	50 <sup>[1]</sup>	GPIO 1, pin 23	UART0 RXD	USB_SSPND1	EXTBUS CS5
P1[22]/TXD0/ USB_UP_LED1/CS4	51 <sup>[1]</sup>	GPIO 1, pin 22	UART0 TXD	USB_UP_LED1	EXTBUS CS4
TMS	52 <sup>[1]</sup>	IEEE 1149.1 test mode select, pulled up internally			
TCK	53 <sup>[1]</sup>	IEEE 1149.1 test clock			
P1[21]/CAP3[3]/CAP1[3]/D7	54 <sup>[1]</sup>	GPIO 1, pin 21	TIMER3 CAP3	TIMER1 CAP3, MSCSS PAUSE	EXTBUS D7
P1[20]/CAP3[2]/SCS0[1]/D6	55 <sup>[1]</sup>	GPIO 1, pin 20	TIMER3 CAP2	SPI0 SCS1	EXTBUS D6
P1[19]/CAP3[1]/SCS0[2]/D5	56 <sup>[1]</sup>	GPIO 1, pin 19	TIMER3 CAP1	SPI0 SCS2	EXTBUS D5
P1[18]/CAP3[0]/SDO0/D4	57 <sup>[1]</sup>	GPIO 1, pin 18	TIMER3 CAP0	SPI0 SDO	EXTBUS D4
P1[17]/CAP2[3]/SDI0/D3	58 <sup>[1]</sup>	GPIO 1, pin 17	TIMER2 CAP3	SPI0 SDI	EXTBUS D3
V <sub>SS(I/O)</sub>	59	ground for I/O			
P4[4]/A12	60 <sup>[1]</sup>	GPIO 4, pin 4	A12	-	-
P1[16]/CAP2[2]/SCK0/D2	61 <sup>[1]</sup>	GPIO 1, pin 16	TIMER2 CAP2	SPI0 SCK	EXTBUS D2
P5[4]/D16	62 <sup>[1]</sup>		EXTBUS D16	-	-
P2[0]/MAT2[0]/TRAP3/D8	63 <sup>[1]</sup>	GPIO 2, pin 0	TIMER2 MAT0	PWM TRAP3	EXTBUS D8
P4[12]/BLS0	64 <sup>[1]</sup>	GPIO 4, pin 12	EXTBUS BLS0	-	-

Table 3. LQFP208 pin assignment ...continued

Pin name	Pin	Description			
		Function 0 (default)	Function 1	Function 2	Function 3
P2[1]/MAT2[1]/TRAP2/D9	65 <sup>[1]</sup>	GPIO 2, pin 1	TIMER2 MAT1	PWM TRAP2	EXTBUS D9
P5[12]/D24	66 <sup>[1]</sup>	GPIO 5, pin 24	EXTBUS D24	-	-
V <sub>DD(I/O)</sub>	67	3.3 V power supply for I/O			
P4[1]/A9	68 <sup>[1]</sup>	GPIO 4, pin 1	EXTBUS A9	-	-
P3[10]/SDI2/ PMAT1[4]/ USB_PWRD1	69 <sup>[1]</sup>	GPIO 3, pin 10	SPI2 SDI	PWM1 MAT4	USB_PWRD1
V <sub>SS(CORE)</sub>	70	ground for core			
V <sub>DD(CORE)</sub>	71	1.8 V power supply for digital core			
P5[1]/D9	72 <sup>[1]</sup>	GPIO 5, pin 1	EXTBUS D9	-	-
P3[11]/SCK2/ PMAT1[5]/USB_LS1	73 <sup>[1]</sup>	GPIO 3, pin 11	SPI2 SCK	PWM1 MAT5	USB_LS1
P4[17]/CS7/U1OUT2	74 <sup>[1]</sup>	GPIO 4, pin 17	EXTBUS CS7	UART1 OUT2	-
P1[15]/CAP2[1]/SCS0[0]/D1	75 <sup>[1]</sup>	GPIO 1, pin 15	TIMER2 CAP1	SPI0 SCS0	EXTBUS D1
P4[9]/A23/DCD1	76 <sup>[1]</sup>	GPIO4, pin 9	EXTBUS A23	UART1 DCD	-
V <sub>SS(I/O)</sub>	77	ground for I/O			
P5[9]/D21/DTR1	78 <sup>[1]</sup>	GPIO 5, pin 9	EXTBUS D21	USRT1 DTR	-
P1[14]/CAP2[0]/SCS0[3]/D0	79 <sup>[1]</sup>	GPIO 1, pin 14	TIMER2 CAP0	SPI0 SCS3	EXTBUS D0
P4[21]/ USB_OVRCCR2	80 <sup>[1]</sup>	GPIO 4, pin 21	USB_OVRCCR2	-	-
P1[13]/SCL1/ EI3/WE_N	81 <sup>[1]</sup>	GPIO 1, pin 13	EXTINT3	I2C1 SCL	EXTBUS WE_N
P4[5]/A13	82 <sup>[1]</sup>	GPIO 4, pin 5	EXTBUS A13	-	-
P1[12]/SDA1/ EI2/OE_N	83 <sup>[1]</sup>	GPIO 1, pin 12	EXTINT2	I2C1 SDA	EXTBUS OE_N
P5[5]/D17	84 <sup>[1]</sup>	GPIO 5, pin 5	EXTBUS D17	-	-
V <sub>DD(I/O)</sub>	85				
P2[2]/MAT2[2]/TRAP1/D10	86 <sup>[1]</sup>	GPIO 2, pin 2	TIMER2 MAT2	PWM TRAP1	EXTBUS D10
P2[3]/MAT2[3]/TRAP0/D11	87 <sup>[1]</sup>	GPIO 2, pin 3	TIMER2 MAT3	PWM TRAP0	EXTBUS D11
P1[11]/SCK1/ SCL0/CS3	88 <sup>[1]</sup>	GPIO 1, pin 11	SPI1 SCK	I2C0 SCL	EXTBUS CS3
P1[10]/SDI1/ SDA0/CS2	89 <sup>[1]</sup>	GPIO 1, pin 10	SPI1 SDI	I2C0 SDA	EXTBUS CS2
P3[12]/SCS1[0]/ EI4/USB_SSPND1	90 <sup>[1]</sup>	GPIO 3, pin 12	SPI1 SCS0	EXTINT4	USB_SSPND1
V <sub>SS(CORE)</sub>	91	ground for digital core			
V <sub>DD(CORE)</sub>	92	1.8 V power supply for digital core			



Table 3. LQFP208 pin assignment ...continued

Pin name	Pin	Description			
		Function 0 (default)	Function 1	Function 2	Function 3
P3[13]/SDO1/ E15/IDX0	93 <sup>[1]</sup>	GPIO 3, pin 13	SPI1 SDO	EXTINT5	QEIO IDX
P2[4]/MAT1[0]/ E10/D12	94 <sup>[1]</sup>	GPIO 2, pin 4	TIMER1 MAT0	EXTINT0	EXTBUS D12
P2[5]/MAT1[1]/ E11/D13	95 <sup>[1]</sup>	GPIO 2, pin 5	TIMER1 MAT1	EXTINT1	EXTBUS D13
P1[9]/SDO1/ RXDL1/CS1	96 <sup>[1]</sup>	GPIO 1, pin 9	SPI1 SDO	LIN1 RXD/UART RXD	EXTBUS CS1
V <sub>SS(I/O)</sub>	97	ground for I/O			
P1[8]/SCS1[0]/ TXDL1/CS0	98 <sup>[1]</sup>	GPIO 1, pin 8	SPI1 SCS0	LIN1 TXD/ UART TXD	EXTBUS CS0
P1[7]/SCS1[3]/ RXD1/A7	99 <sup>[1]</sup>	GPIO 1, pin 7	SPI1 SCS3	UART1 RXD	EXTBUS A7
P1[6]/SCS1[2]/ TXD1/A6	100 <sup>[1]</sup>	GPIO 1, pin 6	SPI1 SCS2	UART1 TXD	EXTBUS A6
P2[6]/MAT1[2]/ E12/D14	101 <sup>[1]</sup>	GPIO 2, pin 6	TIMER1 MAT2	EXTINT2	EXTBUS D14
P1[5]/SCS1[1]/ PMAT3[5]/A5	102 <sup>[1]</sup>	GPIO 1, pin 5	SPI1 SCS1	PWM3 MAT5	EXTBUS A5
P1[4]/SCS2[2]/ PMAT3[4]/A4	103 <sup>[1]</sup>	GPIO 1, pin 4	SPI2 SCS2	PWM3 MAT4	EXTBUS A4
TRST_N	104 <sup>[1]</sup>	IEEE 1149.1 test reset NOT; active LOW; pulled up internally			
RST_N	105 <sup>[1]</sup>	asynchronous device reset; active LOW; pulled up internally			
V <sub>SS(OSC_PLL)</sub>	106	ground for oscillator			
XOUT_OSC	107 <sup>[3]</sup>	crystal out for oscillator			
XIN_OSC	108 <sup>[3]</sup>	crystal in for oscillator			
V <sub>DD(OSC_PLL)</sub>	109	1.8 V supply for oscillator and PLL			
V <sub>SS(OSC_PLL)</sub>	110	ground for PLL			
P2[7]/MAT1[3]/ E13/D15	111 <sup>[1]</sup>	GPIO 2, pin 7	TIMER1 MAT3	EXTINT3	EXTBUS D15
P3[14]/SDI1/ E16/TXDC0	112 <sup>[1]</sup>	GPIO 3, pin 14	SPI1 SDI	EXTINT6	CAN0 TXD
P3[15]/SCK1/ E17/RXDC0	113 <sup>[1]</sup>	GPIO 3, pin 15	SPI1 SCK	EXTINT7	CAN0 RXD
V <sub>DD(I/O)</sub>	114	3.3 V power supply for I/O			
P2[8]/CLK_OUT/ PMAT0[0]/SCS0[2]	115 <sup>[1]</sup>	GPIO 2, pin 8	CLK_OUT	PWM0 MAT0	SPI0 SCS2
P2[9]/ USB_UP_LED1/ PMAT0[1]/SCS0[1]	116 <sup>[1]</sup>	GPIO 2, pin 9	USB_UP_LED1	PWM0 MAT1	SPI0 SCS1
P1[3]/SCS2[1]/ PMAT3[3]/A3	117 <sup>[1]</sup>	GPIO 1, pin 3	SPI2 SCS1	PWM3 MAT3	EXTBUS A3
P1[2]/SCS2[3]/ PMAT3[2]/A2	118 <sup>[1]</sup>	GPIO 1, pin 2	SPI2 SCS3	PWM3 MAT2	EXTBUS A2

Table 3. LQFP208 pin assignment ...continued

Pin name	Pin	Description			
		Function 0 (default)	Function 1	Function 2	Function 3
P1[1]/EI1/ PMAT3[1]/A1	119 <sup>[1]</sup>	GPIO 1, pin 1	EXTINT1	PWM3 MAT1	EXTBUS A1
V <sub>SS(CORE)</sub>	120	ground for digital core			
V <sub>DD(CORE)</sub>	121	1.8 V power supply for digital core			
P1[0]/EI0/ PMAT3[0]/A0	122 <sup>[1]</sup>	GPIO 1, pin 0	EXTINT0	PWM3 MAT0	EXTBUS A0
P2[10]/USB_INT1 PMAT0[2]/SCS0[0]	123 <sup>[1]</sup>	GPIO 2, pin 10	USB_INT1	PWM0 MAT2	SPI0 SCS0
P2[11]/ USB_RST1/ PMAT0[3]/SCK0	124 <sup>[1]</sup>	GPIO 2, pin 11	USB_RST1	PWM0 MAT3	SPI0 SCK
P0[0]/PHB0/ TXDC0/D24	125 <sup>[1]</sup>	GPIO 0, pin 0	QEIO PHB	CAN0 TXD	EXTBUS D24
V <sub>SS(I/O)</sub>	126	ground for I/O			
P4[13]/BLS1	127 <sup>[1]</sup>	GPIO 4, pin 13	EXTBUS BLS1	-	-
P0[1]/PHA0/ RXDC0/D25	128 <sup>[1]</sup>	GPIO 0, pin 1	QEIO PHA	CAN0 RXD	EXTBUS D25
P5[13]/D25	129 <sup>[1]</sup>	GPIO 5, pin 13	EXTBUS D25	-	-
P0[2]/CLK_OUT/ PMAT0[0]/D26	130 <sup>[1]</sup>	GPIO 0, pin 2	CLK_OUT	PWM0 MAT0	EXTBUS D26
P4[2]/A10	131 <sup>[1]</sup>	GPIO 4, pin 2	EXTBUS A10	-	-
V <sub>DD(I/O)</sub>	132	3.3 V power supply for I/O			
P5[2]/D10	133 <sup>[1]</sup>	GPIO 5, pin 2	EXTBUS D10	-	-
P0[3]/ USB_UP_LED1/ PMAT0[1]/D27	134 <sup>[1]</sup>	GPIO 0, pin 3	USB_UP_LED1	PWM0 MAT1	EXTBUS D27
P4[18]/ USB_UP_LED2	135 <sup>[1]</sup>	GPIO 4, pin 18	USB_UP_LED2	-	-
P3[0]/IN0[6]/ PMAT2[0]/CS6	136 <sup>[1]</sup>	GPIO 3, pin 0	ADC0 IN6	PWM2 MAT0	EXTBUS CS6
P4[10]/OE_N/CTS1	137 <sup>[1]</sup>	GPIO 4, pin 10	EXTBUS OE_N	UART1 CTS	-
P3[1]/IN0[7]/ PMAT2[1]/CS7	138 <sup>[1]</sup>	GPIO 3, pin 1	ADC0 IN7	PWM2 MAT1	EXTBUS CS7
P5[10]/D22/DSR1	139 <sup>[1]</sup>	GPIO 5, pin 10	EXTBUS D22	UART1 DSR	-
P2[12]/IN0[4] PMAT0[4]/SDIO	140 <sup>[1]</sup>	GPIO 2, pin 12	ADC0 IN4	PWM0 MAT4	SPI0 SDI
V <sub>DD(CORE)</sub>	141	1.8 V power supply for digital core			
V <sub>SS(CORE)</sub>	142	ground for digital core			
P4[22]/USB_PPWR2	143 <sup>[1]</sup>	GPIO 4, pin 22	USB_PPWR2	-	-
V <sub>SS(I/O)</sub>	144	ground for I/O			
P2[13]/IN0[5] PMAT0[5]/SDO0	145 <sup>[1]</sup>	GPIO 2, pin 13	ADC0 IN5	PWM0 MAT5	SPI0 SDO
P4[6]/A20/RI1	146 <sup>[1]</sup>	GPIO 4, pin 6	EXTBUS A20	UART1 RI1	-

Table 3. LQFP208 pin assignment ...continued

Pin name	Pin	Description			
		Function 0 (default)	Function 1	Function 2	Function 3
P0[4]/IN0[0]/ PMAT0[2]/D28	147 <sup>[1]</sup>	GPIO 0, pin 4	ADC0 IN0	PWM0 MAT2	EXTBUS D28
P5[6]/D18/RI0	148 <sup>[1]</sup>	GPIO 5, pin 6	EXTBUS D18	UART0 RI	-
P4[14]/BLS2	149 <sup>[1]</sup>	GPIO 4, pin 14	BLS2	-	-
P0[5]/IN0[1]/ PMAT0[3]/D29	150 <sup>[1]</sup>	GPIO 0, pin 5	ADC0 IN1	PWM0 MAT3	EXTBUS D29
P5[14]/ USB_SSPND1/RTS0	151 <sup>[1]</sup>	GPIO 5, pin 14	USB_SSPND1	UART0 RS	-
V <sub>DD(I/O)</sub>	152	3.3 V power supply for I/O			
P0[6]/IN0[2]/ PMAT0[4]/D30	153 <sup>[1]</sup>	GPIO 0, pin 6	ADC0 IN2	PWM0 MAT4	EXTBUS D30
P0[7]/IN0[3]/ PMAT0[5]/D31	154 <sup>[1]</sup>	GPIO 0, pin 7	ADC0 IN3	PWM0 MAT5	EXTBUS D31
V <sub>DDA(ADC3V3)</sub>	155	3.3 V power supply for ADC			
JTAGSEL	156 <sup>[1]</sup>	TAP controller select input; LOW-level selects the ARM debug mode; HIGH-level selects boundary scan; pulled up internally.			
V <sub>DDA(ADC5V0)</sub>	157	5 V supply voltage for ADC0 and 5 V reference for ADC0.			
VREFP	158 <sup>[3]</sup>	HIGH reference for ADC			
VREFN	159 <sup>[3]</sup>	LOW reference for ADC			
P0[8]/IN1[0]/TXDL0/ A20	160 <sup>[4]</sup>	GPIO 0, pin 8	ADC1 IN0	LIN0 TXD/ UART TXD	EXTBUS A20
P0[9]/IN1[1]/ RXDL0/A21	161 <sup>[4]</sup>	GPIO 0, pin 9	ADC1 IN1	LIN0 RXD/ UART TXD	EXTBUS A21
P0[10]/IN1[2]/ PMAT1[0]/A8	162 <sup>[4]</sup>	GPIO 0, pin 10	ADC1 IN2	PWM1 MAT0	EXTBUS A8
P0[11]/IN1[3]/ PMAT1[1]/A9	163 <sup>[4]</sup>	GPIO 0, pin 11	ADC1 IN3	PWM1 MAT1	EXTBUS A9
P2[14]/SDA1/ PCAP0[0]/BLS0	164 <sup>[1]</sup>	GPIO 2, pin 14	I2C1 SDA	PWM0 CAP0	EXTBUS BLS0
P2[15]/SCL1/ PCAP0[1]/BLS1	165 <sup>[1]</sup>	GPIO 2, pin 15	I2C1 SCL	PWM0 CAP1	EXTBUS BLS1
P3[2]/MAT3[0]/ PMAT2[2]/ USB_SDA1	166 <sup>[1]</sup>	GPIO 3, pin 2	TIMER3 MAT0	PWM2 MAT2	USB_SDA1
V <sub>DD(CORE)</sub>	167	1.8 V power supply for digital core			
V <sub>SS(CORE)</sub>	168	ground for digital core			
V <sub>SS(I/O)</sub>	169	ground for I/O			
P4[3]/A11	170 <sup>[1]</sup>	GPIO 4, pin 3	EXTBUS A11	-	-
P3[3]/MAT3[1]/ PMAT2[3]/ USB_SCL1	171 <sup>[1]</sup>	GPIO 3, pin 3	TIMER3 MAT1	PWM2 MAT3	USB_SCL1
P5[3]/D11	172 <sup>[1]</sup>	GPIO 5, pin 3	EXTBUS D11	-	-
P0[12]/IN1[4]/ PMAT1[2]/A10	173 <sup>[4]</sup>	GPIO 0, pin 12	ADC1 IN4	PWM1 MAT2	EXTBUS A10

Table 3. LQFP208 pin assignment ...continued

Pin name	Pin	Description			
		Function 0 (default)	Function 1	Function 2	Function 3
P4[19]/ USB_CONNECT2	174 <sup>[1]</sup>	GPIO 4, pin 19	USB_CONNECT2	-	-
P0[13]/IN1[5]/ PMAT1[3]/A11	175 <sup>[4]</sup>	GPIO 0, pin 13	ADC1 IN5	PWM1 MAT3	EXTBUS A11
V <sub>DD(I/O)</sub>	176	3.3 V power supply for I/O			
P4[11]/WE_N/CTS1	177 <sup>[1]</sup>	GPIO 4, pin 11	EXTBUS WE_N	UART1 CTS	-
P0[14]/IN1[6]/ PMAT1[4]/A12	178 <sup>[4]</sup>	GPIO 0, pin 14	ADC1 IN6	PWM1 MAT4	EXTBUS A12
P5[11]/D23/DCD0	179 <sup>[1]</sup>	GPIO 5, pin 11	EXTBUS D23	UART0 DCD	-
P0[15]/IN1[7]/ PMAT1[5]/A13	180 <sup>[4]</sup>	GPIO 0, pin 15	ADC1 IN7	PWM1 MAT5	EXTBUS A13
P4[23]/ USB_PWRD2	181 <sup>[1]</sup>	GPIO 4, pin 23	USB_PWRD2	-	-
P0[16]/IN2[0]/ TXD0/A22	182 <sup>[4]</sup>	GPIO 0, pin 16	ADC2 IN0	UART0 TXD	EXTBUS A22
P4[7]/A21/DTR1	183 <sup>[1]</sup>	GPIO 4, pin 7	EXTBUS A21	UART1 DTR	-
V <sub>SS(I/O)</sub>	184	ground for I/O			
P5[7]/D19/ U0OUT1	185 <sup>[1]</sup>	GPIO 5, pin 7	EXTBUS D19	UART0 OUT1	-
P0[17]/IN2[1]/ RXD0/A23	186 <sup>[4]</sup>	GPIO 0, pin 17	ADC2 IN1	UART0 RXD	EXTBUS A23
P4[15]/BLS3	187 <sup>[1]</sup>	GPIO 4, pin 14	BLS3	-	-
P5[15]/ USB_UP_LED1/ RTS1	188 <sup>[1]</sup>	GPIO 4, pin 14	USB_UP_LED1	UART1 RTS	-
V <sub>DD(CORE)</sub>	189	1.8 V power supply for digital core			
V <sub>SS(CORE)</sub>	190	ground for digital core			
P2[16]/TXD1/ PCAP0[2]/BLS2	191 <sup>[1]</sup>	GPIO 2, pin 16	UART1 TXD	PWM0 CAP2	EXTBUS BLS2
P2[17]/RXD1/ PCAP1[0]/BLS3	192 <sup>[1]</sup>	GPIO 2, pin 17	UART1 RXD	PWM1 CAP0	EXTBUS BLS3
V <sub>DD(I/O)</sub>	193	3.3 V power supply for I/O			
P0[18]/IN2[2]/ PMAT2[0]/A14	194 <sup>[4]</sup>	GPIO 0, pin 18	ADC2 IN2	PWM2 MAT0	EXTBUS A14
P0[19]/IN2[3]/ PMAT2[1]/A15	195 <sup>[4]</sup>	GPIO 0, pin 19	ADC2 IN3	PWM2 MAT1	EXTBUS A15
P3[4]/MAT3[2]/ PMAT2[4]/TXDC1	196 <sup>[1]</sup>	GPIO 3, pin 4	TIMER3 MAT2	PWM2 MAT4	CAN1 TXD
P3[5]/MAT3[3]/ PMAT2[5]/RXDC1	197 <sup>[1]</sup>	GPIO 3, pin 5	TIMER3 MAT3	PWM2 MAT5	CAN1 RXD
P2[18]/SCS2[1]/ PCAP1[1]/D16	198 <sup>[1]</sup>	GPIO 2, pin 18	SPI2 SCS1	PWM1 CAP1	EXTBUS D16
P2[19]/SCS2[0]/ PCAP1[2]/D17	199 <sup>[1]</sup>	GPIO 2, pin 19	SPI2 SCS0	PWM1 CAP2	EXTBUS D17

Table 3. LQFP208 pin assignment ...continued

Pin name	Pin	Description			
		Function 0 (default)	Function 1	Function 2	Function 3
P0[20]/IN2[4]/PMAT2[2]/A16	200 <sup>[4]</sup>	GPIO 0, pin 20	ADC2 IN4	PWM2 MAT2	EXTBUS A16
P0[21]/IN2[5]/PMAT2[3]/A17	201 <sup>[4]</sup>	GPIO 0, pin 21	ADC2 IN5	PWM2 MAT3	EXTBUS A17
P0[22]/IN2[6]/PMAT2[4]/A18	202 <sup>[4]</sup>	GPIO 0, pin 22	ADC2 IN6	PWM2 MAT4	EXTBUS A18
V <sub>SS(IO)</sub>	203				
P0[23]/IN2[7]/PMAT2[5]/A19	204 <sup>[4]</sup>	GPIO 0, pin 23	ADC2 IN7	PWM2 MAT5	EXTBUS A19
P2[20]/PCAP2[0]/D18	205 <sup>[1]</sup>	GPIO 2, pin 20	SPI2 SDO	PWM2 CAP0	EXTBUS D18
V <sub>DD(CORE)</sub>	206	1.8 V power supply for digital core			
V <sub>SS(CORE)</sub>	207	ground for digital core			
TDI	208 <sup>[1]</sup>	IEEE 1149.1 data in, pulled up internally			

- [1] Bidirectional Pad; Analog Port; Plain Input; 3state Output; Slew Rate Control; 5V Tolerant; TTL with Hysteresis; Programmable Pull Up / Pull Down / Repeater.
- [2] USB pad, <td>.
- [3] Analog Pad; Analog Input Output.
- [4] Analog I/O pad, <td>.

## 6. Functional description

### 6.1 Architectural overview

The LPC2930 consists of:

- An ARM968E-S processor with real-time emulation support
- An AMBA multilayer Advanced High-performance Bus (AHB) for interfacing to the on-chip memory controllers
- Two DTL buses (an universal NXP interface) for interfacing to the interrupt controller and the Power, Clock and Reset Control cluster (also called subsystem).
- Three ARM Peripheral Buses (APB - a compatible super set of ARM's AMBA advanced peripheral bus) for connection to on-chip peripherals clustered in subsystems.
- One ARM Peripheral Bus for event router and system control.

The LPC2930 configures the ARM968E-S processor in little-endian byte order. All peripherals run at their own clock frequency to optimize the total system power consumption. The AHB2APB bridge used in the subsystems contains a write-ahead buffer one transaction deep. This implies that when the ARM968E-S issues a buffered write action to a register located on the APB side of the bridge, it continues even though the actual write may not yet have taken place. Completion of a second write to the same subsystem will not be executed until the first write is finished.

## 6.2 ARM968E-S processor

The ARM968E-S is a general purpose 32-bit RISC processor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed Complex Instruction Set Computers (CISC). This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective controller core.

Amongst the most compelling features of the ARM968E-S are:

- Separate directly connected instruction and data Tightly Coupled Memory (TCM) interfaces
- Write buffers for the AHB and TCM buses
- Enhanced  $16 \times 32$  multiplier capable of single-cycle MAC operations and 16-bit fixed-point DSP instructions to accelerate signal-processing algorithms and applications.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. The ARM968E-S is based on the ARMv5TE five-stage pipeline architecture. Typically, in a three-stage pipeline architecture, while one instruction is being executed its successor is being decoded and a third instruction is being fetched from memory. In the five-stage pipeline additional stages are added for memory access and write-back cycles.

The ARM968E-S processor also employs a unique architectural strategy known as THUMB, which makes it ideally suited to high-volume applications with memory restrictions or to applications where code density is an issue.

The key idea behind THUMB is that of a super-reduced instruction set. Essentially, the ARM968E-S processor has two instruction sets:

- Standard 32-bit ARMv5TE set
- 16-bit THUMB set

The THUMB set's 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARM's performance advantage over a traditional 16-bit controller using 16-bit registers. This is possible because THUMB code operates on the same 32-bit register set as ARM code.

THUMB code can provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM controller connected to a 16-bit memory system.

The ARM968E-S processor is described in detail in the ARM968E-S data sheet [Ref. 2](#).

## 6.3 On-chip static RAM

In addition to the two 32 kB TCMs the LPC2930 includes two static RAM memories: one of 32 kB and one of 16 kB. Both may be used for code and/or data storage.

In addition, 8 kB SRAM for the ETB can be used as static memory for code and data storage. However, DMA access to this memory region is not supported.

## 6.4 Memory map




Fig 3. LPC2930 memory map

## 6.5 Reset, debug, test, and power description

### 6.5.1 Reset and power-up behavior

The LPC2930 contains external reset input and internal power-up reset circuits. This ensures that a reset is extended internally until the oscillators have reached a stable state. See [Section 8](#) for trip levels of the internal power-up reset circuit<sup>1</sup>. See [Section 9](#) for characteristics of the several start-up and initialization times. [Table 4](#) shows the reset pin.

**Table 4. Reset pin**

Symbol	Direction	Description
RST_N	IN	external reset input, active LOW; pulled up internally

At activation of the RST\_N pin the JTAGSEL pin is sensed as logic LOW. If this is the case the LPC2930 is assumed to be connected to debug hardware, and internal circuits re-program the source for the BASE\_SYS\_CLK to be the crystal oscillator instead of the Low-Power Ring Oscillator (LP\_OSC). This is required because the clock rate when running at LP\_OSC speed is too low for the external debugging environment.

### 6.5.2 Reset strategy

The LPC2930 contains a central module, the Reset Generator Unit (RGU) in the Power, Clock and Reset Subsystem (PCRSS), which controls all internal reset signals towards the peripheral modules. The RGU provides individual reset control as well as the monitoring functions needed for tracing a reset back to source.

### 6.5.3 IEEE 1149.1 interface pins (JTAG boundary-scan test)

The LPC2930 contains boundary-scan test logic according to IEEE 1149.1, also referred to in this document as Joint Test Action Group (JTAG). The boundary-scan test pins can be used to connect a debugger probe for the embedded ARM processor. Pin JTAGSEL selects between boundary-scan mode and debug mode. [Table 5](#) shows the boundary-scan test pins.

**Table 5. IEEE 1149.1 boundary-scan test and debug interface**

Symbol	Description
JTAGSEL	TAP controller select input. LOW level selects ARM debug mode and HIGH level selects boundary scan; pulled up internally
TRST_N	test reset input; pulled up internally (active LOW)
TMS	test mode select input; pulled up internally
TDI	test data input, pulled up internally
TDO	test data output
TCK	test clock input

#### 6.5.3.1 ETM/ETB

The ETM provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to a trace buffer. A software debugger allows configuration of the ETM using a JTAG interface and displays the trace information that has been captured in a format that a user can easily understand. The ETB stores trace data produced by the ETM.

1. Only for 1.8 V power sources



The ETM/ETB module has the following features:

- Closely tracks the instructions that the ARM core is executing.
- On-chip trace data storage (ETB).
- All registers are programmed through JTAG interface.
- Does not consume power when trace is not being used.
- THUMB/Java instruction set support.

#### 6.5.4 Power supply pins

[Table 6](#) shows the power supply pins.

**Table 6. Power supply pins**

Symbol	Description
$V_{DD(CORE)}$	digital core supply 1.8 V
$V_{SS(CORE)}$	digital core ground (digital core, ADC0/1/2)
$V_{DD(IO)}$	I/O pins supply 3.3 V
$V_{SS(IO)}$	I/O pins ground
$V_{DD(OSC\_PLL)}$	oscillator and PLL supply
$V_{SS(OSC\_PLL)}$	oscillator and PLL ground
$V_{DDA(ADC3V3)}$	ADC1 and ADC2 3.3 V supply
$V_{DDA(ADC5V0)}$	ADC0 5.0 V supply

## 6.6 Clocking strategy

### 6.6.1 Clock architecture

The LPC2930 contains several different internal clock areas. Peripherals like Timers, SPI, UART, CAN and LIN have their own individual clock sources called base clocks. All base clocks are generated by the Clock Generator Unit (CGU0). They may be unrelated in frequency and phase and can have different clock sources within the CGU.

The system clock for the CPU and AHB Bus infrastructure has its own base clock. This means most peripherals are clocked independently from the system clock. See [Figure 4](#) for an overview of the clock areas within the device.

Within each clock area there may be multiple branch clocks, which offers very flexible control for power-management purposes. All branch clocks are outputs of the Power Management Unit (PMU) and can be controlled independently. Branch clocks derived from the same base clock are synchronous in frequency and phase. See [Section 6.14](#) for more details of clock and power control within the device.

Two of the base clocks generated by the CGU0 are used as input into a second, dedicated CGU (CGU1). The CGU1 uses its own PLL and fractional dividers to generate two base clocks for the USB controller and one base clock for an independent clock output.




Fig 4. LPC2930 overview of clock areas

### 6.6.2 Base clock and branch clock relationship

Table 7 contains an overview of all the base blocks in the LPC2930 and their derived branch clocks. A short description is given of the hardware parts that are clocked with the individual branch clocks. In relevant cases more detailed information can be found in the specific subsystem description. Some branch clocks have special protection since they clock vital system parts of the device and should not be switched off. See Section 6.14.5 for more details of how to control the individual branch clocks.

Table 7. CGU0 base clock and branch clock overview

Base clock	Branch clock name	Parts of the device clocked by this branch clock	Remark
BASE_SAFE_CLK	CLK_SAFE	watchdog timer	[1]
BASE_SYS_CLK	CLK_SYS_CPU	ARM968E-S and TCMs	
	CLK_SYS_SYS	AHB bus infrastructure	
	CLK_SYS_PCRSS	AHB side of bridge in PCRSS	
	CLK_SYS_RAM0	Embedded SRAM Controller 0 (32 kB)	
	CLK_SYS_RAM1	Embedded SRAM Controller 1 (16 kB)	
	CLK_SYS_SMC	External Static-Memory Controller	
	CLK_SYS_GESS	General Subsystem	
	CLK_SYS_VIC	Vectored Interrupt Controller	
	CLK_SYS_PESS	Peripheral Subsystem	[2] [4]
	CLK_SYS_GPIO0	GPIO bank 0	
	CLK_SYS_GPIO1	GPIO bank 1	
	CLK_SYS_GPIO2	GPIO bank 2	
	CLK_SYS_GPIO3	GPIO bank 3	
	CLK_SYS_GPIO4	GPIO bank 4	
	CLK_SYS_GPIO5	GPIO bank 5	
	CLK_SYS_IVNSS_A	AHB side of bridge of IVNSS	
	CLK_SYS_MSCSS_A	AHB side of bridge of MSCSS	
	CLK_SYS_DMA	GPDMA	
	CLK_SYS_USB	USB registers	
	BASE_PCR_CLK	CLK_PCR_SLOW	PCRSS, CGU, RGU and PMU logic clock
BASE_IVNSS_CLK	CLK_IVNSS_APB	APB side of the IVNSS	
	CLK_IVNSS_CANCA	CAN controller Acceptance Filter	
	CLK_IVNSS_CANC0	CAN channel 0	
	CLK_IVNSS_CANC1	CAN channel 1	
	CLK_IVNSS_I2C0	I2C0	
	CLK_IVNSS_I2C1	I2C1	
	CLK_IVNSS_LIN0	LIN channel 0	
CLK_IVNSS_LIN1	LIN channel 1		

**Table 7. CGU0 base clock and branch clock overview ...continued**

Base clock	Branch clock name	Parts of the device clocked by this branch clock	Remark
BASE_MSCSS_CLK	CLK_MSCSS_APB	APB side of the MSCSS	
	CLK_MSCSS_MTMR0	Timer 0 in the MSCSS	
	CLK_MSCSS_MTMR1	Timer 1 in the MSCSS	
	CLK_MSCSS_PWM0	PWM 0	
	CLK_MSCSS_PWM1	PWM 1	
	CLK_MSCSS_PWM2	PWM 2	
	CLK_MSCSS_PWM3	PWM 3	
	CLK_MSCSS_ADC0_APB	APB side of ADC 0	
	CLK_MSCSS_ADC1_APB	APB side of ADC 1	
	CLK_MSCSS_ADC2_APB	APB side of ADC 2	
BASE_UART_CLK	CLK_MSCSS_QEI	Quadrature encoder	
	CLK_UART0	UART 0 interface clock	
BASE_ICLK0_CLK	CLK_UART1	UART 1 interface clock	
	-	CGU1 input clock	
BASE_SPI_CLK	CLK_SPI0	SPI 0 interface clock	
	CLK_SPI1	SPI 1 interface clock	
	CLK_SPI2	SPI 2 interface clock	
BASE_TMR_CLK	CLK_TMR0	Timer 0 clock for counter part	
	CLK_TMR1	Timer 1 clock for counter part	
	CLK_TMR2	Timer 2 clock for counter part	
	CLK_TMR3	Timer 3 clock for counter part	
BASE_ADC_CLK	CLK_ADC0	Control of ADC 0, capture sample result	
	CLK_ADC1	Control of ADC 1, capture sample result	
	CLK_ADC2	Control of ADC 2, capture sample result	
-	reserved		
BASE_ICLK1_CLK	-	CGU1 input clock	

- [1] This clock is always on (cannot be switched off for system safety reasons)
- [2] In the peripheral subsystem parts of the Timers, watchdog timer, SPI and UART have their own clock source. See [Section 6.11](#) for details.
- [3] In the Power Clock and Reset Control subsystem parts of the CGU, RGU, and PMU have their own clock source. See [Section 6.14](#) for details.
- [4] The clock should remain activated when system wake-up on timer or UART is required.

**Table 8. CGU1 base clock and branch clock overview**

Base clock	Branch clock name	Parts of the device clocked by this branch clock	Remark
BASE_OUT_CLK	CLK_OUT_CLK	clock out pin	
BASE_USB_CLK	CLK_USB_CLK	USB clock	
BASE_USB_I2C_CLK	CLK_USB_I2C_CLK	USB OTG I2C clock	

## 6.7 External Static Memory Controller (SMC)

The LPC2930 contains an external Static Memory Controller (SMC) which provides an interface for external (off-chip) memory devices.

Key features are:

- Supports static memory-mapped devices including RAM, ROM, flash, burst ROM and external I/O devices
- Asynchronous page-mode read operation in non-clocked memory subsystems
- Asynchronous burst-mode read access to burst-mode ROM devices
- Independent configuration for up to eight banks, each up to 16 MB
- Programmable bus-turnaround (idle) cycles (one to 16)
- Programmable read and write wait states (up to 32), for static RAM devices
- Programmable initial and subsequent burst-read wait state for burst-ROM devices
- Programmable write protection
- Programmable burst-mode operation
- Programmable external data width: 8 bits, 16 bits or 32 bits
- Programmable read-byte lane enable control

### 6.7.1 Description

The SMC simultaneously supports up to eight independently configurable memory banks. Each memory bank can be 8 bits, 16 bits or 32 bits wide and is capable of supporting SRAM, ROM, burst-ROM memory, or external I/O devices.

A separate chip select output is available for each bank. The chip select lines are configurable to be active HIGH or LOW. Memory-bank selection is controlled by memory addressing. [Table 9](#) shows how the 32-bit system address is mapped to the external bus memory base addresses, chip selects, and bank internal addresses.

**Table 9. External memory-bank address bit description**

32-bit system address bit field	Symbol	Description
31 to 29	BA[2:0]	external static-memory base address (three most significant bits); the base address can be found in the memory map; see <a href="#">Ref. 1</a> . This field contains '010' when addressing an external memory bank.
28 to 26	CS[2:0]	chip select address space for eight memory banks; see <a href="#">Ref. 1</a> .
25 and 24	-	always '00'; other values are 'mirrors' of the 16 MB bank address.
23 to 0	A[23:0]	16 MB memory banks address space

**Table 10. External static-memory controller banks**

CS[2:0]	Bank
000	bank 0
001	bank 1
010	bank 2
011	bank 3

**Table 10. External static-memory controller banks ...continued**

CS[2:0]	Bank
100	bank 4
101	bank 5
110	bank 6
111	bank 7

**6.7.2 Boot procedure**

<td>

**6.7.3 Pin description**

The external static-memory controller module in the LPC2930 has the following pins, which are combined with other functions on the port pins of the LPC2930. [Table 11](#) shows the external memory controller pins.

**Table 11. External memory controller pins**


Symbol	Pin names	Direction	Description
EXTBUS CSx	CSx	OUT	memory-bank x select, x runs from 0 to 7
EXTBUS BLSy	BLSy	OUT	byte-lane select input y, y runs from 0 to 3
EXTBUS WE_N	WE_N	OUT	write enable (active LOW)
EXTBUS OE_N	OE_N	OUT	output enable (active LOW)
EXTBUS A[23:0]	A[23:0]	OUT	address bus
EXTBUS D[31:0]	D[31:0]	IN/OUT	data bus

**6.7.4 Clock description**


The External Static-Memory Controller is clocked by CLK\_SYS\_SMC, see [Section 6.6.2](#).

**6.7.5 External memory timing diagrams**

A timing diagram for reading from external memory is shown in [Figure 5](#). The relationship between the wait-state settings is indicated with arrows.



A timing diagram for writing to external memory is shown In [Figure 6](#). The relationship between wait-state settings is indicated with arrows.



Usage of the idle/turn-around time (IDCY) is demonstrated In [Figure 7](#). Extra wait states are added between a read and a write cycle in the same external memory device.




Fig 7. Reading/writing external memory

Address pins on the device are shared with other functions. When connecting external memories, check that the I/O pin is programmed for the correct function. Control of these settings is handled by the SCU.

### 6.8 General Purpose DMA (GPDMA) controller

The GPDMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receives. The source and destination areas can each be either a memory region or a peripheral, and can be accessed through the same AHB master or one area by each master.

The GPDMA controls eight DMA channels with hardware prioritization. The DMA controller interfaces to the system via two AHB bus masters, each with a full 32-bit data bus width. DMA operations may be set up for 8-bit, 16-bit, and 32-bit data widths, and can be either big-endian or little-endian. Incrementing or non-incrementing addressing for source and destination are supported, as well as programmable DMA burst size. Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.

#### 6.8.1 DMA support for peripherals

The GPDMA supports the following peripherals: SPI0/1/2, UART0/1, and the I<sup>2</sup>C0/1-interfaces. The GPDMA can access both embedded SRAM blocks (16 kB and 32 kB), both TCMs and external static memory.



## 6.8.2 Clock description

The DMA controller is clocked by CLK\_SYS\_DMA derived from BASE\_SYS\_CLK, see [Section 6.6.2](#).

## 6.9 USB interface

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The bus supports hot plugging and dynamic configuration of the devices. All transactions are initiated by the Host controller.

The LPC2930 USB interface includes a device and OTG controller with on-chip PHY for device. The OTG switching protocol is supported through the use of an external controller. Details on typical USB interfacing solutions can be found in [Section 10.2](#).

### 6.9.1 USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, endpoint buffer memory, and a DMA controller. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled. When enabled, the DMA controller transfers data between the endpoint buffer and the on-chip SRAM.

The USB device controller has the following features:

- Fully compliant with *USB 2.0 specification (full speed)*.
- Supports 32 physical (16 logical) endpoints with a 2 kB endpoint buffer RAM.
- Supports Control, Bulk, Interrupt and Isochronous endpoints.
- Scalable realization of endpoints at run time.
- Endpoint Maximum packet size selection (up to USB maximum specification) by software at run time.
- Supports SoftConnect and GoodLink features.
- While USB is in the Suspend mode, the LPC2930 can enter the Power-down mode and wake up on USB activity.
- Supports DMA transfers with the on-chip SRAM blocks on all non-control endpoints.
- Allows dynamic switching between CPU-controlled slave and DMA modes.
- Double buffer implementation for Bulk and Isochronous endpoints.

### 6.9.2 USB OTG controller

USB OTG (On-The-Go) is a supplement to the USB 2.0 specification that augments the capability of existing mobile devices and USB peripherals by adding host functionality for connection to USB peripherals.

The OTG Controller integrates the device controller, and a master-only I<sup>2</sup>C interface to implement OTG dual-role device functionality. The dedicated I<sup>2</sup>C interface controls an external OTG transceiver.

The USB OTG controller has the following features:

- Fully compliant with *On-The-Go supplement to the USB 2.0 Specification, Revision 1.0a*.
- Hardware support for Host Negotiation Protocol (HNP).
- Includes a programmable timer required for HNP and Session Request Protocol (SRP).
- Supports any OTG transceiver compliant with the *OTG Transceiver Specification (CEA-2011), Rev. 1.0*.

### 6.9.3 USB host controller

The host controller enables full- and low-speed data exchange with USB devices attached to the bus. It consists of register interface, serial interface engine and DMA controller. The register interface complies with the *OHCI specification*.

#### 6.9.3.1 Features

- OHCI compliant.
- Two downstream ports.
- Supports per-port power switching.

### 6.9.4 Pin description

Table 12. USB OTG port pins

Pin name	Direction	Description	Interfacing
<b>Port 1</b>			
USB_VBUS1	I	V <sub>BUS</sub> status input. When this function is not enabled via its corresponding PINSEL register, it is driven HIGH internally.	-
USB_D+1	I/O	Positive differential data	-
USB_D-1	I/O	Negative differential data	-
USB_CONNECT1	O	SoftConnect control signal	-
USB_UP_LED1	O	GoodLink LED control signal	-
USB_SCL1	I/O	I <sup>2</sup> C serial clock	External OTG transceiver
USB_SDA1	I/O	I <sup>2</sup> C serial data	External OTG transceiver
USB_LS1	O	Low speed status (applies to host functionality only)	External OTG transceiver
USB_RST1	O	USB reset status	External OTG transceiver
USB_INT1	O	USB transceiver interrupt	External OTG transceiver
USB_SSPND1	O	Bus suspend status	External OTG transceiver
USB_PWRD1	I	Port power status	USB host
USB_PPWR1	O	Port power enable	USB host
USB_OVRCR1	I	Over-current status	USB host
<b>Port 2</b>			
USB_VBUS2	I	V <sub>BUS</sub> status input. When this function is not enabled via its corresponding PINSEL register, it is driven HIGH internally.	-
USB_D+2	I/O	Positive differential data	-
USB_D-2	I/O	Negative differential data	-

Table 12. USB OTG port pins

Pin name	Direction	Description	Interfacing
USB_CONNECT2	O	SoftConnect control signal	-
USB_UP_LED2	O	GoodLink LED control signal	-
USB_PWRD2	I	Port power status	USB host
USB_PPWR2	O	Port power enable	USB host
USB_OVR2	I	Over-current status	USB host

### 6.9.5 Clock description

Access to the USB registers is clocked by the CLK\_SYS\_USB, derived from BASE\_SYS\_CLK, see [Section 6.6.2](#). The CGU1 provides two independent base clocks to the USB block, BASE\_USB\_CLK and BASE\_USB\_I2C\_CLK (see [Section 6.14.3](#)).

## 6.10 General subsystem

### 6.10.1 General subsystem clock description

The general subsystem is clocked by CLK\_SYS\_GESS, see [Section 6.6.2](#).

### 6.10.2 Chip and feature identification

The Chip/Feature ID (CFID) module contains registers which show and control the functionality of the chip. It contains an ID to identify the silicon and also registers containing information about the features enabled or disabled on the chip.

The key features are:

- Identification of product
- Identification of features enabled

The CFID has no external pins.

### 6.10.3 System Control Unit (SCU)

The system control unit contains system-related functions. The key feature is configuration of the I/O port-pins multiplexer. It defines the function of each I/O pin of the LPC2930. The I/O pin configuration should be consistent with peripheral function usage.

The SCU has no external pins.

### 6.10.4 Event router

The event router provides bus-controlled routing of input events to the vectored interrupt controller for use as interrupt or wake-up signals.

Key features:

- Up to 22 level-sensitive external interrupt pins, including the receive pins of SPI, CAN, LIN, and UART, as well as the I<sup>2</sup>C-bus SCL pins plus three internal event sources.
- Input events can be used as interrupt source either directly or latched (edge-detected).
- Direct events disappear when the event becomes inactive.
- Latched events remain active until they are explicitly cleared.

- Programmable input level and edge polarity.
- Event detection maskable.
- Event detection is fully asynchronous, so no clock is required.

The event router allows the event source to be defined, its polarity and activation type to be selected and the interrupt to be masked or enabled. The event router can be used to start a clock on an external event.

The vectored interrupt-controller inputs are active HIGH.

#### 6.10.4.1 Pin description

The event router module in the LPC2930 is connected to the pins listed below. The pins are combined with other functions on the port pins of the LPC2930. [Table 13](#) shows the pins connected to the event router.

**Table 13. Event-router pin connections**

Symbol	Direction	Description	Default polarity
EXTINT 0 - 7	I	external interrupt input 0 - 7	1
CAN0 RXD	I	CAN0 receive data input wake-up	0
CAN1 RXD	I	CAN1 receive data input wake-up	0
I2C0_SCL	I	I2C0 SCL clock input	0
I2C1_SCL	I	I2C1 SCL clock input	0
USB_D+1	I	USB D+1 data input	<td>
USB_D+2	I	USB D+2 data input	<td>
LIN0 RXD	I	LIN0 receive data input wake-up	0
LIN1 RXD	I	LIN1 receive data input wake-up	0
SPI0 SDI	I	SPI0 receive data input	0
SPI1 SDI	I	SPI1 receive data input	0
SPI2 SDI	I	SPI2 receive data input	0
UART0 RXD	I	UART0 receive data input	0
UART1 RXD	I	UART1 receive data input	0
USB_SCL1	I	USB I2C serial clock	<td>
-	na	CAN interrupt (internal)	1
-	na	VIC FIQ (internal)	1
-	na	VIC IRQ (internal)	1

### 6.11 Peripheral subsystem

#### 6.11.1 Peripheral subsystem clock description

The peripheral subsystem is clocked by a number of different clocks:

- CLK\_SYS\_PESS
- CLK\_UART0/1
- CLK\_SPI0/1/2
- CLK\_TMR0/1/2/3
- CLK\_SAFE see [Section 6.6.2](#)

### 6.11.2 Watchdog timer

The purpose of the watchdog timer is to reset the ARM9 processor within a reasonable amount of time if the processor enters an error state. The watchdog generates a system reset if the user program fails to trigger it correctly within a predetermined amount of time.

Key features:

- Internal chip reset if not periodically triggered
- Timer counter register runs on always-on safe clock
- Optional interrupt generation on watchdog time-out
- Debug mode with disabling of reset
- Watchdog control register change-protected with key
- Programmable 32-bit watchdog timer period with programmable 32-bit prescaler.

#### 6.11.2.1 Functional description

The watchdog timer consists of a 32-bit counter with a 32-bit prescaler.

The watchdog should be programmed with a time-out value and then periodically restarted. When the watchdog times out, it generates a reset through the RGU.

To generate watchdog interrupts in watchdog debug mode the interrupt has to be enabled via the interrupt enable register. A watchdog-overflow interrupt can be cleared by writing to the clear-interrupt register.

Another way to prevent resets during debug mode is via the Pause feature of the watchdog timer. The watchdog is stalled when the ARM9 is in debug mode and the PAUSE\_ENABLE bit in the watchdog timer control register is set.

The Watchdog Reset output is fed to the Reset Generator Unit (RGU). The RGU contains a reset source register to identify the reset source when the device has gone through a reset. See [Section 6.14.4](#).

#### 6.11.2.2 Clock description

The watchdog timer is clocked by two different clocks; CLK\_SYS\_PESS and CLK\_SAFE, see [Section 6.6.2](#). The register interface towards the system bus is clocked by CLK\_SYS\_PESS. The timer and prescale counters are clocked by CLK\_SAFE which is always on.

### 6.11.3 Timer

The LPC2930 contains six identical timers: four in the peripheral subsystem and two in the Modulation and Sampling Control SubSystem (MSCSS) located at different peripheral base addresses. This section describes the four timers in the peripheral subsystem. Each timer has four capture inputs and/or match outputs. Connection to device pins depends on the configuration programmed into the port function-select registers. The two timers located in the MSCSS have no external capture or match pins, but the memory map is identical, see [Section 6.13.6](#). One of these timers has an external input for a pause function.

The key features are:

- 32-bit timer/counter with programmable 32-bit prescaler

- Up to four 32-bit capture channels per timer. These take a snapshot of the timer value when an external signal connected to the TIMERx CAPn input changes state. A capture event may also optionally generate an interrupt
- Four 32-bit match registers per timer that allow:
  - Continuous operation with optional interrupt generation on match
  - Stop timer on match with optional interrupt generation
  - Reset timer on match with optional interrupt generation
- Up to four external outputs per timer corresponding to match registers, with the following capabilities:
  - Set LOW on match
  - Set HIGH on match
  - Toggle on match
  - Do nothing on match
- Pause input pin (MSCSS timers only)

The timers are designed to count cycles of the clock and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. They also include capture inputs to trap the timer value when an input signal changes state, optionally generating an interrupt. The core function of the timers consists of a 32 bit prescale counter triggering the 32 bit timer counter. Both counters run on clock CLK\_TMRx (x runs from 0 to 3) and all time references are related to the period of this clock. Note that each timer has its individual clock source within the Peripheral SubSystem. In the Modulation and Sampling SubSystem each timer also has its own individual clock source. See section [Section 6.14.5](#) for information on generation of these clocks.

### 6.11.3.1 Pin description

The four timers in the peripheral subsystem of the LPC2930 have the pins described below. The two timers in the modulation and sampling subsystem have no external pins except for the pause pin on MSCSS timer 1. See [Section 6.13.6](#) for a description of these timers and their associated pins. The timer pins are combined with other functions on the port pins of the LPC2930, see [Section 6.10.3](#). Table [Table 14](#) shows the timer pins (x runs from 0 to 3).

**Table 14. Timer pins**

Symbol	Pin name	Direction	Description
TIMERx CAP[0]	CAPx[0]	IN	TIMER x capture input 0
TIMERx CAP[1]	CAPx[1]	IN	TIMER x capture input 1
TIMERx CAP[2]	CAPx[2]	IN	TIMER x capture input 2
TIMERx CAP[3]	CAPx[3]	IN	TIMER x capture input 3
TIMERx MAT[0]	MATx[0]	OUT	TIMER x match output 0
TIMERx MAT[1]	MATx[1]	OUT	TIMER x match output 1
TIMERx MAT[2]	MATx[2]	OUT	TIMER x match output 2
TIMERx MAT[3]	MATx[3]	OUT	TIMER x match output 3

### 6.11.3.2 Clock description

The timer modules are clocked by two different clocks; CLK\_SYS\_PESS and CLK\_TMRx (x = 0-3), see [Section 6.6.2](#). Note that each timer has its own CLK\_TMRx branch clock for power management. The frequency of all these clocks is identical as they are derived from the same base clock BASE\_CLK\_TMR. The register interface towards the system bus is clocked by CLK\_SYS\_PESS. The timer and prescale counters are clocked by CLK\_TMRx.

### 6.11.4 UARTs

The LPC2930 contains two identical UARTs located at different peripheral base addresses. The key features are:

- 16-byte receive and transmit FIFOs.
- Register locations conform to 550 industry standard.
- Receiver FIFO trigger points at 1 byte, 4 bytes, 8 bytes and 14 bytes.
- Built-in baud rate generator.
- Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.
- Both UARTs equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).

The UART is commonly used to implement a serial interface such as RS232. The LPC2930 contains two industry-standard 550 UARTs with 16-byte transmit and receive FIFOs, but they can also be put into 450 mode without FIFOs.

**Remark:** The LIN controller can be configured to provide two additional standard UART interfaces (see [Section 6.12.2](#)).

#### 6.11.4.1 Pin description

The UART pins are combined with other functions on the port pins of the LPC2930. [Table 15](#) shows the UART pins (x runs from 0 to 1).

**Table 15. UART pins**

Symbol	Pin name	Direction	Description
UARTx TXD	TXDx	OUT	UART channel x transmit data output
UARTx RXD	RXDx	IN	UART channel x receive data input
UARTx CTS	CTSx	IN	UART channel x Clear To Send (modem)
UARTx DCD	DCDx	IN	UART channel x Data Carrier Detect (modem)
UARTx DSR	DSRx	IN	UART channel x Data Set Ready (modem)
UARTx DTR	DTRx	OUT	UART channel x Data Terminal Ready (modem)
UARTx RI	RIx	IN	UART Ring Indicator (modem)
UARTx RTS	RTSx	OUT	UART Request To Send (modem)
UARTx OUT1	UxOUT1	OUT	<tdb>
UARTx OUT2	UxOUT2	OUT	<tdb>

#### 6.11.4.2 Clock description

The UART modules are clocked by two different clocks; CLK\_SYS\_PESS and CLK\_UARTx (x = 0-1), see [Section 6.6.2](#). Note that each UART has its own CLK\_UARTx branch clock for power management. The frequency of all CLK\_UARTx clocks is identical since they are derived from the same base clock BASE\_CLK\_UART. The register interface towards the system bus is clocked by CLK\_SYS\_PESS. The baud generator is clocked by the CLK\_UARTx.

#### 6.11.5 Serial peripheral interface (SPI)

The LPC2930 contains three Serial Peripheral Interface modules (SPIs) to allow synchronous serial communication with slave or master peripherals.

The key features are:

- Master or slave operation
- Each SPI supports up to four slaves in sequential multi-slave operation
- Supports timer-triggered operation
- Programmable clock bit rate and prescale based on SPI source clock (BASE\_SPI\_CLK), independent of system clock
- Separate transmit and receive FIFO memory buffers; 16 bits wide, 32 locations deep
- Programmable choice of interface operation: Motorola SPI or Texas Instruments Synchronous Serial Interfaces
- Programmable data-frame size from 4 to 16 bits
- Independent masking of transmit FIFO, receive FIFO and receive overrun interrupts
- Serial clock-rate master mode:  $f_{\text{serial\_clk}} \leq f_{\text{CLK(SPI)}/2}$
- Serial clock-rate slave mode:  $f_{\text{serial\_clk}} = f_{\text{CLK(SPI)}/4}$
- Internal loopback test mode

The SPI module can operate in:

- Master mode:
  - Normal transmission mode
  - Sequential slave mode
- Slave mode

##### 6.11.5.1 Functional description

The SPI module is a master or slave interface for synchronous serial communication with peripheral devices that have either Motorola SPI or Texas Instruments Synchronous Serial Interfaces.

The SPI module performs serial-to-parallel conversion on data received from a peripheral device. The transmit and receive paths are buffered with FIFO memories (16 bits wide × 32 words deep). Serial data is transmitted on SPI\_TXD and received on SPI\_RXD.

The SPI module includes a programmable bit-rate clock divider and prescaler to generate the SPI serial clock from the input clock CLK\_SPIx.



The SPI module's operating mode, frame format, and word size are programmed through the SLVn\_SETTINGS registers.

A single combined interrupt request SPI\_INTREQ output is asserted if any of the interrupts are asserted and unmasked.

Depending on the operating mode selected, the SPI\_CS\_OUT outputs operate as an active-HIGH frame synchronization output for Texas Instruments synchronous serial frame format or an active-LOW chip select for SPI.

Each data frame is between four and 16 bits long, depending on the size of words programmed, and is transmitted starting with the MSB.

#### 6.11.5.2 Pin description

The SPI pins are combined with other functions on the port pins of the LPC2930, see [Section 6.10.3](#). [Table 16](#) shows the SPI pins (x runs from 0 to 2; y runs from 0 to 3).

**Table 16. SPI pins**

Symbol	Pin name	Direction	Description
SPIx SCSy	SCSx[y]	IN/OUT	SPIx chip select <sup>[1][2]</sup>
SPIx SCK	SCKx	IN/OUT	SPIx clock <sup>[1]</sup>
SPIx SDI	SDIx	IN	SPIx data input
SPIx SDO	SDOx	OUT	SPIx data output

[1] Direction of SPIx SCS and SPIx SCK pins depends on master or slave mode. These pins are output in master mode, input in slave mode.

[2] In slave mode there is only one chip select input pin, SPIx SCS0. The other chip selects have no function in slave mode.

#### 6.11.5.3 Clock description

The SPI modules are clocked by two different clocks; CLK\_SYS\_PESS and CLK\_SPIx (x = 0, 1, 2), see [Section 6.6.2](#). Note that each SPI has its own CLK\_SPIx branch clock for power management. The frequency of all clocks CLK\_SPIx is identical as they are derived from the same base clock BASE\_CLK\_SPI. The register interface towards the system bus is clocked by CLK\_SYS\_PESS. The serial-clock rate divisor is clocked by CLK\_SPIx.

The SPI clock frequency can be controlled by the CGU. In master mode the SPI clock frequency (CLK\_SPIx) must be set to at least twice the SPI serial clock rate on the interface. In slave mode CLK\_SPIx must be set to four times the SPI serial clock rate on the interface.

#### 6.11.6 General-purpose I/O

The LPC2930 contains six general-purpose I/O ports located at different peripheral base addresses. In the 208-pin package all six ports are available. All I/O pins are bidirectional, and the direction can be programmed individually. The I/O pad behavior depends on the configuration programmed in the port function-select registers.

The key features are:

- General-purpose parallel inputs and outputs
- Direction control of individual bits
- Synchronized input sampling for stable input-data values

- All I/O defaults to input at reset to avoid any possible bus conflicts

### 6.11.6.1 Functional description

The general-purpose I/O provides individual control over each bidirectional port pin. There are two registers to control I/O direction and output level. The inputs are synchronized to achieve stable read-levels.

To generate an open-drain output, set the bit in the output register to the desired value. Use the direction register to control the signal. When set to output, the output driver actively drives the value on the output: when set to input the signal floats and can be pulled up internally or externally.

### 6.11.6.2 Pin description

The six GPIO ports in the LPC2930 have the pins listed below. The GPIO pins are combined with other functions on the port pins of the LPC2930. [Table 17](#) shows the GPIO pins.

**Table 17. GPIO pins**

Symbol	Pin name	Direction	Description
GPIO0 pin[31:0]	P0[31:0]	IN/OUT	GPIO port x pins 31 to 0
GPIO1 pin[31:0]	P1[31:0]	IN/OUT	GPIO port x pins 31 to 0
GPIO2 pin[27:0]	P2[27:0]	IN/OUT	GPIO port x pins 27 to 0
GPIO3 pin[15:0]	P3[15:0]	IN/OUT	GPIO port x pins 15 to 0
GPIO4 pin[24:0]	P4[24:0]	IN/OUT	GPIO port x pins 24 to 0
GPIO5pin[19:0]	P5[19:0]	IN/OUT	GPIO port x pins 19 to 0

### 6.11.6.3 Clock description

The GPIO modules are clocked by several clocks, all of which are derived from BASE\_SYS\_CLK; CLK\_SYS\_PESS and CLK\_SYS\_GPIOx (x = 0, 1, 2, 3, 4, 5), see [Section 6.6.2](#). Note that each GPIO has its own CLK\_\_SYS\_GPIOx branch clock for power management. The frequency of all clocks CLK\_SYS\_GPIOx is identical to CLK\_SYS\_PESS since they are derived from the same base clock BASE\_SYS\_CLK.

## 6.12 Networking subsystem

### 6.12.1 CAN gateway

Controller Area Network (CAN) is the definition of a high-performance communication protocol for serial data communication. The two CAN controllers in the LPC2930 provide a full implementation of the CAN protocol according to the *CAN specification version 2.0B*. The gateway concept is fully scalable with the number of CAN controllers, and always operates together with a separate powerful and flexible hardware acceptance filter.

The key features are:

- Supports 11-bit as well as 29-bit identifiers
- Double receive buffer and triple transmit buffer
- Programmable error-warning limit and error counters with read/write access
- Arbitration-lost capture and error-code capture with detailed bit position
- Single-shot transmission (i.e. no re-transmission)

- Listen-only mode (no acknowledge; no active error flags)
- Reception of 'own' messages (self-reception request)
- Full CAN mode for message reception

#### 6.12.1.1 Global acceptance filter

The global acceptance filter provides look-up of received identifiers - called acceptance filtering in CAN terminology - for all the CAN controllers. It includes a CAN ID look-up table memory, in which software maintains one to five sections of identifiers. The CAN ID look-up table memory is 2 kB large (512 words, each of 32 bits). It can contain up to 1024 standard frame identifiers or 512 extended frame identifiers or a mixture of both types. It is also possible to define identifier groups for standard and extended message formats.

#### 6.12.1.2 Pin description

The two CAN controllers in the LPC2930 have the pins listed below. The CAN pins are combined with other functions on the port pins of the LPC2930. [Table 18](#) shows the CAN pins (x runs from 0 to 1).

**Table 18. CAN pins**

Symbol	Pin name	Direction	Description
CANx TXD	TXDC0/1	OUT	CAN channel x transmit data output
CANx RXD	RXDC0/1	IN	CAN channel x receive data input

### 6.12.2 LIN

The LPC2930 contain two LIN 2.0 master controllers. These can be used as dedicated LIN 2.0 master controllers with additional support for sync break generation and with hardware implementation of the LIN protocol according to spec 2.0.

**Remark:** Both LIN channels can be also configured as UART channels.

The key features are:

- Complete LIN 2.0 message handling and transfer
- One interrupt per LIN message
- Slave response time-out detection
- Programmable sync-break length
- Automatic sync-field and sync-break generation
- Programmable inter-byte space
- Hardware or software parity generation
- Automatic checksum generation
- Fault confinement
- Fractional baud rate generator

#### 6.12.2.1 Pin description

The two LIN 2.0 master controllers in the LPC2930 have the pins listed below. The LIN pins are combined with other functions on the port pins of the LPC2930. [Table 19](#) shows the LIN pins. For more information see [Ref. 1](#) subsection 3.43, LIN master controller.

**Table 19. LIN controller pins**

Symbol	Pin name	Direction	Description
LIN0/1 TXD	TXDL0/1	OUT	LIN channel 0/1 transmit data output
LIN0/1 RXD	RXDL0/1	IN	LIN channel 0/1 receive data input

### 6.12.3 I<sup>2</sup>C-bus serial I/O controllers

The LPC2930 each contain two I<sup>2</sup>C-bus controllers.

The I<sup>2</sup>C-bus is bidirectional for inter-IC control using only two wires: a serial clock line (SCL) and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or as a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C is a multi-master bus, and it can be controlled by more than one bus master connected to it.

The main features if the I<sup>2</sup>C-bus interfaces are:

- I<sup>2</sup>C0 and I<sup>2</sup>C1 use standard I/O pins with bit rates of up to 400 kbit/s (Fast I<sup>2</sup>C-bus) and do not support powering off of individual devices connected to the same bus lines.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus can be used for test and diagnostic purposes.
- All I<sup>2</sup>C-bus controllers support multiple address recognition and a bus monitor mode.

#### 6.12.3.1 Pin description

**Table 20. I<sup>2</sup>C-bus pins<sup>[1]</sup>**

Symbol	Pin name	Direction	Description
I2C SCL0/1	SCL0/1	I/O	I2C clock input/output
I2C SDA0/1	SDA0/1	I/O	I2C data input/output

[1] Note that the pins are not I<sup>2</sup>C-bus compliant open-drain pins.

### 6.13 Modulation and Sampling Control Subsystem (MSCSS)

The Modulation and Sampling Control Subsystem (MSCSS) in the LPC2930 includes four Pulse-Width Modulators (PWMs), three 10-bit successive approximation Analog-to-Digital Converters (ADCs) and two timers.

The key features of the MSCSS are:

- Two 10-bit, 400 ksamples/s, 8-channel ADCs with 3.3 V inputs and various trigger-start options
- One 10-bit, 400 ksamples/s, 8-channel ADC with 5 V inputs (5 V measurement range) and various trigger-start options
- Four 6-channel PWMs (Pulse-Width Modulators) with capture and trap functionality
- Two dedicated timers to schedule and synchronize the PWMs and ADCs
- Quadrature encoder interface

### 6.13.1 Functional description

The MSCSS contains Pulse-Width Modulators (PWMs), Analog-to-Digital Converters (ADCs) and timers.

[Figure 8](#) provides an overview of the MSCSS. An AHB-to-APB bus bridge takes care of communication with the AHB system bus. Two internal timers are dedicated to this subsystem. MSCSS timer 0 can be used to generate start pulses for the ADCs and the first PWM. The second timer (MSCSS timer 1) is used to generate 'carrier' signals for the PWMs. These carrier patterns can be used, for example, in applications requiring current control. Several other trigger possibilities are provided for the ADCs (external, cascaded or following a PWM). The capture inputs of both timers can also be used to capture the start pulse of the ADCs.

The PWMs can be used to generate waveforms in which the frequency, duty cycle and rising and falling edges can be controlled very precisely. Capture inputs are provided to measure event phases compared to the main counter. Depending on the applications, these inputs can be connected to digital sensor motor outputs or digital external signals. Interrupt signals are generated on several events to closely interact with the CPU.

The ADCs can be used for any application needing accurate digitized data from analog sources. To support applications like motor control, a mechanism to synchronize several PWMs and ADCs is available (sync\_in and sync\_out).

Note that the PWMs run on the PWM clock and the ADCs on the ADC clock, see [Section 6.14.2](#).




Fig 8. Modulation and sampling control subsystem (MSCSS) block diagram

### 6.13.2 Pin description

The pins of the LPC2930 MSCSS associated with the three ADC modules are described in [Section 6.13.4.2](#). Pins connected to the four PWM modules are described in [Section 6.13.5.4](#), pins directly connected to the MSCSS timer 1 module are described in [Section 6.13.6.1](#), and pins connected to the quadrature encoder interface are described in [Section 6.13.7.1](#).

### 6.13.3 Clock description

The MSCSS is clocked from a number of different sources:

- CLK\_SYS\_MSCSS\_A clocks the AHB side of the AHB-to-APB bus bridge
- CLK\_MSCSS\_APB clocks the subsystem APB bus
- CLK\_MSCSS\_MTMR0/1 clocks the timers
- CLK\_MSCSS\_PWM0..3 clocks the PWMs.

Each ADC has two clock areas; a APB part clocked by CLK\_MSCSS\_ADCx\_APB (x = 0, 1, or 2) and a control part for the analog section clocked by CLK\_ADCx = 0, 1, or 2), see [Section 6.6.2](#).

All clocks are derived from the BASE\_MSCSS\_CLK, except for CLK\_SYS\_MSCSS\_A which is derived from BASE\_SYS\_CLK, and the CLK\_ADCx clocks which are derived from BASE\_CLK\_ADC. If specific PWM or ADC modules are not used their corresponding clocks can be switched off.

### 6.13.4 Analog-to-digital converter

The MSCSS in the LPC2930 includes three 10-bit successive-approximation analog-to-digital converters.

The key features of the ADC interface module are:

- ADC0: Eight analog inputs; time-multiplexed; measurement range up to 5.0 V
- ADC1 and ADC2: Eight analog inputs; time-multiplexed; measurement range up to 3.3 V
- External reference-level inputs
- 400 ksamples per second at 10-bit resolution up to 1500 ksamples per second at 2-bit resolution
- Programmable resolution from 2-bit to 10-bit
- Single analog-to-digital conversion scan mode and continuous analog-to-digital conversion scan mode
- Optional conversion on transition on external start input, timer capture/match signal, PWM\_sync or 'previous' ADC
- Converted digital values are stored in a register for each channel
- Optional compare condition to generate a 'less than' or an 'equal to or greater than' compare-value indication for each channel
- Power-down mode

6.13.4.1 Functional description

The ADC block diagram, Figure 9, shows the basic architecture of each ADC. The ADC functionality is divided into two major parts; one part running on the MSCSS Subsystem clock, the other on the ADC clock. This split into two clock domains affects the behavior from a system-level perspective. The actual analog-to-digital conversions take place in the ADC clock domain, but system control takes place in the system clock domain.

A mechanism is provided to modify configuration of the ADC and control the moment at which the updated configuration is transferred to the ADC domain.

The ADC clock is limited to 4.5 MHz maximum frequency and should always be lower than or equal to the system clock frequency. To meet this constraint or to select the desired lower sampling frequency, the clock generation unit provides a programmable fractional system-clock divider dedicated to the ADC clock. Conversion rate is determined by the ADC clock frequency divided by the number of resolution bits plus one. Accessing ADC registers requires an enabled ADC clock, which is controllable via the clock generation unit, see Section 6.14.2.

Each ADC has four start inputs. Note that start 0 and start 2 are captured in the system clock domain while start 1 and start 3 are captured in the ADC domain. The start inputs are connected at MSCSS level, see Section 6.13 for details.




Fig 9. ADC block diagram

6.13.4.2 Pin description

The two ADC modules in the MSCSS have the pins described below. The ADCx input pins are combined with other functions on the port pins of the LPC2930. The VREFN and VREFP pins are common for both ADCs. Table 21 shows the ADC pins.



**Table 21. Analog to digital converter pins**

Symbol	Pin name	Direction	Description
ADC0 IN[7:0]	IN0[7:0]	IN	analog input for 5.0 V ADC0, channel 7 to channel 0
ADC1/2 IN[7:0]	IN1/2[7:0]	IN	analog input for 3.3 V ADC1/2, channel 7 to channel 0
ADCn_EXT_START	CAP1[n]	IN	ADC external start-trigger input (n is 0, 1, or 2)
VREFN	VREFN	IN	ADC LOW reference level
VREFP	VREFP	IN	ADC HIGH reference level
V <sub>DDA(ADC5V0)</sub>	V <sub>DDA(ADC5V0)</sub>	IN	5 V HIGH power supply and HIGH reference for ADC0. Connect to clean 5 V as HIGH reference. May also be connected to 3.3 V if 3.3 V measurement range for ADC0 is needed. <sup>[1]</sup>

[1] The analog inputs of ADC0 are internally multiplied by a factor of 3.3 / 5. If V<sub>DDA(ADC5V0)</sub> is connected to 3.3 V, the maximum digital result is 1024 × 3.3 / 5.

**Remark:** Note that the ADC1 and ADC2 accept an input voltage up to of 3.6 V (see [Table 32](#)) on the ADC1/2 IN pins. If the ADC is not used, the pins are 5 V tolerant. The ADC0 pins are 5 V tolerant.

Voltage variations on VREFP (i.e. those that deviate from voltage variations on the V<sub>DDA(ADC5V5)</sub> pin) are visible as variations in the measurement result. The following formula is used to determine the conversion result of an input voltage V<sub>IN</sub> on ADC0:

$$\left(\frac{2}{3}\left(V_{IN} - \frac{1}{2}V_{DDA(ADC5V0)}\right) + \frac{1}{2}V_{DDA(ADC3V3)}\right) \times \frac{1024}{V_{VREFP} - V_{VREFN}}$$

**Remark:** The above formula only applies to ADC0.

#### 6.13.4.3 Clock description

The ADC modules are clocked from two different sources; CLK\_MSCSS\_ADCx\_APB and CLK\_ADCx (x = 0, 1, or 2), see [Section 6.6.2](#). Note that each ADC has its own CLK\_ADCx and CLK\_MSCSS\_ADCx\_APB branch clocks for power management. If an ADC is unused both its CLK\_MSCSS\_ADCx\_APB and CLK\_ADCx can be switched off.

The frequency of all the CLK\_MSCSS\_ADCx\_APB clocks is identical to CLK\_MSCSS\_APB since they are derived from the same base clock BASE\_MSCSS\_CLK. Likewise the frequency of all the CLK\_ADCx clocks is identical since they are derived from the same base clock BASE\_ADC\_CLK.

The register interface towards the system bus is clocked by CLK\_MSCSS\_ADCx\_APB. Control logic for the analog section of the ADC is clocked by CLK\_ADCx, see also [Figure 9](#).

#### 6.13.5 Pulse Width Modulator (PWM)

The MSCSS in the LPC2930 includes four PWM modules with the following features.

- Six pulse-width modulated output signals
- Double edge features (rising and falling edges programmed individually)
- Optional interrupt generation on match (each edge)

- Different operation modes: continuous or run-once
- 16-bit PWM counter and 16-bit prescale counter allow a large range of PWM periods
- A protective mode (TRAP) holding the output in a software-controllable state and with optional interrupt generation on a trap event
- Three capture registers and capture trigger pins with optional interrupt generation on a capture event
- Interrupt generation on match event, capture event, PWM counter overflow or trap event
- A burst mode mixing the external carrier signal with internally generated PWM
- Programmable sync-delay output to trigger other PWM modules (master/slave behavior)

#### 6.13.5.1 Functional description

The ability to provide flexible waveforms allows PWM blocks to be used in multiple applications; e.g. dimmer/lamp control and fan control. Pulse-width modulation is the preferred method for regulating power since no additional heat is generated, and it is energy-efficient when compared with linear-regulating voltage control networks.

The PWM delivers the waveforms/pulses of the desired duty cycles and cycle periods. A very basic application of these pulses can be in controlling the amount of power transferred to a load. Since the duty cycle of the pulses can be controlled, the desired amount of power can be transferred for a controlled duration. Two examples of such applications are:

- Dimmer controller: The flexibility of providing waves of a desired duty cycle and cycle period allows the PWM to control the amount of power to be transferred to the load. The PWM functions as a dimmer controller in this application
- Motor controller: The PWM provides multi-phase outputs, and these outputs can be controlled to have a certain pattern sequence. In this way the force/torque of the motor can be adjusted as desired. This makes the PWM function as a motor drive.




Fig 10. PWM block diagram

The PWM block diagram in [Figure 10](#) shows the basic architecture of each PWM. PWM functionality is split into two major parts, a APB domain and a PWM domain, both of which run on clocks derived from the BASE\_MSCSS\_CLK. This split into two domains affects behavior from a system-level perspective. The actual PWM and prescale counters are located in the PWM domain but system control takes place in the APB domain.

The actual PWM consists of two counters; a 16-bit prescale counter and a 16-bit PWM counter. The position of the rising and falling edges of the PWM outputs can be programmed individually. The prescale counter allows high system bus frequencies to be scaled down to lower PWM periods. Registers are available to capture the PWM counter values on external events.

Note that in the Modulation and Sampling SubSystem, each PWM has its individual clock source CLK\_MSCSS\_PWMx (x runs from 0 to 3). Both the prescale and the timer counters within each PWM run on this clock CLK\_MSCSS\_PWMx, and all time references are related to the period of this clock. See [Section 6.14](#) for information on generation of these clocks.

### 6.13.5.2 Synchronizing the PWM counters

A mechanism is included to synchronize the PWM period to other PWMs by providing a sync input and a sync output with programmable delay. Several PWMs can be synchronized using the trans\_enable\_in/trans\_enable\_out and sync\_in/sync\_out ports. See [Figure 8](#) for details of the connections of the PWM modules within the MSCSS in the LPC2930. PWM 0 can be master over PWM 1; PWM 1 can be master over PWM 2, etc.

**6.13.5.3 Master and slave mode**

A PWM module can provide synchronization signals to other modules (also called Master mode). The signal `sync_out` is a pulse of one clock cycle generated when the internal PWM counter (re)starts. The signal `trans_enable_out` is a pulse synchronous to `sync_out`, generated if a transfer from system registers to PWM shadow registers occurred when the PWM counter restarted. A delay may be inserted between the counter start and generation of `trans_enable_out` and `sync_out`.

A PWM module can use input signals `trans_enable_in` and `sync_in` to synchronize its internal PWM counter and the transfer of shadow registers (Slave mode).

**6.13.5.4 Pin description**

Each of the four PWM modules in the MSCSS has the following pins. These are combined with other functions on the port pins of the LPC2930. [Table 22](#) shows the PWM0 to PWM3 pins.

**Table 22. PWM pins**

Symbol	Pin name	Direction	Description
PWMn CAP[0]	PCAPn[0]	IN	PWM n capture input 0
PWMn CAP[1]	PCAPn[1]	IN	PWM n capture input 1
PWMn CAP[2]	PCAPn[2]	IN	PWM n capture input 2
PWMn MAT[0]	PMATn[0]	OUT	PWM n match output 0
PWMn MAT[1]	PMATn[1]	OUT	PWM n match output 1
PWMn MAT[2]	PMATn[2]	OUT	PWM n match output 2
PWMn MAT[3]	PMATn[3]	OUT	PWM n match output 3
PWMn MAT[4]	PMATn[4]	OUT	PWM n match output 4
PWMn MAT[5]	PMATn[5]	OUT	PWM n match output 5
PWMn TRAP	TRAPn	IN	PWM n trap input

**6.13.5.5 Clock description**

The PWM modules are clocked by `CLK_MSCSS_PWMx` ( $x = 0 - 3$ ), see [Section 6.6.2](#). Note that each PWM has its own `CLK_MSCSS_PWMx` branch clock for power management. The frequency of all these clocks is identical to `CLK_MSCSS_APB` since they are derived from the same base clock `BASE_MSCSS_CLK`.

Also note that unlike the timer modules in the Peripheral SubSystem, the actual timer counter registers of the PWM modules run at the same clock as the APB system interface `CLK_MSCSS_APB`. This clock is independent of the AHB system clock.

If a PWM module is not used its `CLK_MSCSS_PWMx` branch clock can be switched off.

**6.13.6 Timers in the MSCSS**

The two timers in the MSCSS are functionally identical to the timers in the peripheral subsystem, see [Section 6.11.3](#). The features of the timers in the MSCSS are the same as the timers in the peripheral subsystem, but the capture inputs and match outputs are not available on the device pins. These signals are instead connected to the ADC and PWM modules as outlined in the description of the MSCSS, see [Section 6.13.1](#).

See section [Section 6.11.3](#) for a functional description of the timers.

6.13.6.1 Pin description

MSCSS timer 0 has no external pins.

MSCSS timer 1 has a PAUSE pin available as external pin. The PAUSE pin is combined with other functions on the port pins of the LPC2930. [Table 23](#) shows the MSCSS timer 1 external pin.

Table 23. MSCSS timer 1 pin

Symbol	Direction	Description
MSCSS PAUSE	IN	pause pin for MSCSS timer 1

6.13.6.2 Clock description

The Timer modules in the MSCSS are clocked by CLK\_MSCSS\_MTMRx (x = 0 to 1), see [Section 6.6.2](#). Note that each timer has its own CLK\_MSCSS\_MTMRx branch clock for power management. The frequency of all these clocks is identical to CLK\_MSCSS\_APB since they are derived from the same base clock BASE\_MSCSS\_CLK.

Note that, unlike the timer modules in the Peripheral SubSystem, the actual timer counter registers run at the same clock as the APB system interface CLK\_MSCSS\_APB. This clock is independent of the AHB system clock.

If a timer module is not used its CLK\_MSCSS\_MTMRx branch clock can be switched off.

6.13.7 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

The QEI has the following features:

- Tracks encoder position.
- Increments/ decrements depending on direction.
- Programmable for 2X or 4X position counting.
- Velocity capture using built-in timer.
- Velocity compare function with less than interrupt.
- Uses 32-bit registers for position and velocity.
- Three position compare registers with interrupts.
- Index counter for revolution counting.
- Index compare register with interrupts.
- Can combine index and position interrupts to produce an interrupt for whole and partial revolution displacement.
- Digital filter with programmable delays for encoder input signals.
- Can accept decoded signal inputs (clk and direction).
- Connected to APB.

6.13.7.1 Pin description

The QEI module in the MSCSS has the following pins. These are combined with other functions on the port pins of the LPC2930. [Table 24](#) shows the QEI pins.

Table 24. QEI pins

Symbol	Pin name	Direction	Description
QEI0 IDX	IDX0	IN	Index signal. Can be used to reset the position.
QEI0 PHA	PHA0	IN	Sensor signal. Corresponds to PHA in quadrature mode and to direction in clock/direction mode.
QEI0 PHB	PHB0	IN	Sensor signal. Corresponds to PHB in quadrature mode and to clock signal in clock/direction mode.

6.13.7.2 Clock description

The QEI module is clocked by CLK\_MSCSS\_QEI, see [Section 6.6.2](#). The frequency of this clock is identical to CLK\_MSCSS\_APB since they are derived from the same base clock BASE\_MSCSS\_CLK.

If the QEI is not used its CLK\_MSCSS\_QEI branch clock can be switched off.

6.14 Power, clock and reset control subsystem

The Power, Clock and Reset Control Subsystem (PCRSS) in the LPC2930 includes a Clock Generator Unit (CGU), a Reset Generator Unit (RGU) and a Power Management Unit (PMU).

[Figure 11](#) provides an overview of the PCRSS. An AHB-to-DTL bridge controls the communication with the AHB system bus.




Fig 11. PCRSS block diagram

### 6.14.1 Clock description

The PCRSS is clocked by a number of different clocks. CLK\_SYS\_PCRSS clocks the AHB side of the AHB to DTL bus bridge and CLK\_PCR\_SLOW clocks the CGU, RGU and PMU internal logic, see Section 6.6.2. CLK\_SYS\_PCRSS is derived from BASE\_SYS\_CLK, which can be switched off in low-power modes. CLK\_PCR\_SLOW is derived from BASE\_PCR\_CLK and is always on in order to be able to wake up from low-power modes.

6.14.2 Clock Generation Unit (CGU0)

The key features are:

- Generation of 9 base clocks, one test base clock, and two base clocks to drive CGU1, selectable from several embedded clock sources
- Crystal oscillator with power-down
- Control PLL with power-down
- Very low-power ring oscillator, always on to provide a safe clock
- Seven fractional clock dividers with L/D division
- Individual source selector for each base clock, with glitch-free switching
- Autonomous clock-activity detection on every clock source
- Protection against switching to invalid or inactive clock sources
- Embedded frequency counter
- Register write-protection mechanism to prevent unintentional alteration of clocks

**Remark:** Any clock-frequency adjustment has a direct impact on the timing of all on-board peripherals.

6.14.2.1 Functional description

The clock generation unit provides 10 internal clock sources as described in [Table 25](#).

Table 25. CGU0 base clocks

Number	Name	Frequency (MHz) [1]	Description
0	BASE_SAFE_CLK	0.4	base safe clock (always on)
1	BASE_SYS_CLK	100	base system clock
2	BASE_PCR_CLK	0.4 [2]	base PCR subsystem clock
3	BASE_IVNSS_CLK	100	base IVNSS subsystem clock
4	BASE_MSCSS_CLK	100	base MSCSS subsystem clock
5	BASE_ICLK0_CLK	160	base internal clock 0, for CGU1
6	BASE_UART_CLK	100	base UART clock
7	BASE_SPI_CLK	50	base SPI clock
8	BASE_TMR_CLK	100	base timers clock
9	BASE_ADC_CLK	4.5	base ADCs clock
10	reserved	-	-
11	BASE_ICLK1_CLK	160	base internal clock 1, for CGU1

[1] Maximum frequency that guarantees stable operation of the LPC2930.

[2] Fixed to low-power oscillator.

For generation of these base clocks, the CGU consists of primary and secondary clock generators and one output generator for each base clock.







Fig 12. Block diagram of the CGU0 (see Table 25 for all base clocks)

There are two primary clock generators: a low-power ring oscillator (LP\_OSC) and a crystal oscillator. See Figure 12.

LP\_OSC is the source for the BASE\_PCR\_CLK that clocks the CGU itself and for BASE\_SAFE\_CLK that clocks a minimum of other logic in the device (like the watchdog timer). To prevent the device from losing its clock source LP\_OSC cannot be put into power-down. The crystal oscillator can be used as source for high-frequency clocks or as an external clock input if a crystal is not connected.

Secondary clock generators are a PLL and seven fractional dividers (FDIV0..6). The PLL has three clock outputs: normal, 120° phase-shifted and 240° phase-shifted.

**Configuration of the CGU0:** For every output generator generating the base clocks a choice can be made from the primary and secondary clock generators according to Figure 13.



**Fig 13. Structure of the clock generation scheme**

Any output generator (except for BASE\_SAFE\_CLK and BASE\_PCR\_CLK) can be connected to either a fractional divider (FDIV0..6) or to one of the outputs of the PLL or to LP\_OSC/crystal oscillator directly. BASE\_SAFE\_CLK and BASE\_PCR\_CLK can use only LP\_OSC as source.

The fractional dividers can be connected to one of the outputs of the PLL or directly to LP\_OSC/crystal Oscillator.

The PLL is connected to the crystal oscillator.

In this way every output generating the base clocks can be configured to get the required clock. Multiple output generators can be connected to the same primary or secondary clock source, and multiple secondary clock sources can be connected to the same PLL output or primary clock source.

Invalid selections/programming - connecting the PLL to an FDIV or to one of the PLL outputs itself for example - will be blocked by hardware. The control register will not be written, the previous value will be kept, although all other fields will be written with new data. This prevents clocks being blocked by incorrect programming.

**Default Clock Sources:** Every secondary clock generator or output generator is connected to LP\_OSC at reset. In this way the device runs at a low frequency after reset. It is recommended to switch BASE\_SYS\_CLK to a high-frequency clock generator as (one of) the first step(s) in the boot code after verifying that the high-frequency clock generator is running.

**Clock Activity Detection:** Clocks that are inactive are automatically regarded as invalid, and values of 'CLK\_SEL' that would select those clocks are masked and not written to the control registers. This is accomplished by adding a clock detector to every clock generator. The RDET register keeps track of which clocks are active and inactive, and the

appropriate 'CLK\_SEL' values are masked and unmasked accordingly. Each clock detector can also generate interrupts at clock activation and deactivation so that the system can be notified of a change in internal clock status.

Clock detection is done using a counter running at the BASE\_PCR\_CLK frequency. If no positive clock edge occurs before the counter has 32 cycles of BASE\_PCR\_CLK the clock is assumed to be inactive. As BASE\_PCR\_CLK is slower than any of the clocks to be detected, normally only one BASE\_PCR\_CLK cycle is needed to detect activity. After reset all clocks are assumed to be 'non-present', so the RDET status register will be correct only after 32 BASE\_PCR\_CLK cycles.

Note that this mechanism cannot protect against a currently-selected clock going from active to inactive state. Therefore an inactive clock may still be sent to the system under special circumstances, although an interrupt can still be generated to notify the system.

**Glitch-Free Switching:** Provisions are included in the CGU to allow clocks to be switched glitch-free, both at the output generator stage and also at secondary source generators.

In the case of the PLL the clock will be stopped and held low for long enough to allow the PLL to stabilize and lock before being re-enabled. For all non-PLL Generators the switch will occur as quickly as possible, although there will always be a period when the clock is held low due to synchronization requirements.

If the current clock is high and does not go low within 32 cycles of BASE\_PCR\_CLK it is assumed to be inactive and is asynchronously forced low. This prevents deadlocks on the interface.

6.14.2.2 PLL functional description

A block diagram of the PLL is shown in Figure 14. The input clock is fed directly to the analog section. This block compares the phase and frequency of the inputs and generates the main clock<sup>2</sup>. These clocks are either divided by  $2 \times P$  by the programmable post divider to create the output clock, or sent directly to the output. The main output clock is then divided by M by the programmable feedback divider to generate the feedback clock. The output signal of the analog section is also monitored by the lock detector to signal when the PLL has locked onto the input clock.




Fig 14. PLL block diagram

2. Generation of the main clock is restricted by the frequency range of the PLL clock input. See Table 33, Dynamic characteristics.

**Triple output phases:** For applications that require multiple clock phases two additional clock outputs can be enabled by setting register P23EN to logic 1, thus giving three clocks with a 120° phase difference. In this mode all three clocks generated by the analog section are sent to the output dividers. When the PLL has not yet achieved lock the second and third phase output dividers run unsynchronized, which means that the phase relation of the output clocks is unknown. When the PLL LOCK register is set the second and third phase of the output dividers are synchronized to the main output clock CLKOUT PLL, thus giving three clocks with a 120° phase difference.

**Direct output mode:** In normal operating mode (with DIRECT set to logic 0) the CCO clock is divided by 2, 4, 8 or 16 depending on the value on the PSEL[1:0] input, giving an output clock with a 50 % duty cycle. If a higher output frequency is needed the CCO clock can be sent directly to the output by setting DIRECT to logic 1. Since the CCO does not directly generate a 50 % duty cycle clock, the output clock duty cycle in this mode can deviate from 50 %.

**Power-down control:** A Power-down mode has been incorporated to reduce power consumption when the PLL clock is not needed. This is enabled by setting the PD control register bit. In this mode the analog section of the PLL is turned off, the oscillator and the phase-frequency detector are stopped and the dividers enter a reset state. While in Power-down mode the LOCK output is low, indicating that the PLL is not in lock. When Power-down mode is terminated by clearing the PD control-register bit the PLL resumes normal operation, and makes the LOCK signal high once it has regained lock on the input clock.

6.14.2.3 Pin description

The CGU0 module in the LPC2930 has the pins listed in [Table 26](#) below.

Table 26. CGU0 pins

Symbol	Direction	Description
XOUT_OSC	OUT	Oscillator crystal output
XIN_OSC	IN	Oscillator crystal input or external clock input

6.14.3 Clock generation for USB (CGU1)

The CGU1 block is functionally identical to the CGU0 block and generates two clocks for the USB interface and a dedicated output clock. The CGU1 block uses its own PLL and fractional divider. The PLLs used in CGU0 and CGU1 are identical (see [Section 6.14.2.2](#)).

The clock input to the CGU1 PLL is provided by one of two base clocks generated in the CGU0: BASE\_ICLK0\_CLK or BASE\_ICLK1\_CLK. The base clock not used for the PLL can be configured to drive the output clock directly.




Fig 15. Block diagram of the CGU1

### 6.14.3.1 Pin description

The CGU1 module in the LPC2930 has the pins listed in [Table 26](#) below.

Table 27. CGU1 pins

Symbol	Direction	Description
CLK_OUT	OUT	clock output

### 6.14.4 Reset Generation Unit (RGU)

The RGU controls all internal resets.

The key features of the Reset Generation Unit (RGU) are:

- Reset controlled individually per subsystem
- Automatic reset stretching and release
- Monitor function to trace resets back to source
- Register write-protection mechanism to prevent unintentional resets

6.14.4.1 Functional description

Each reset output is defined as a combination of reset input sources including the external reset input pins and internal power-on reset, see [Table 28](#). The first five resets listed in this table form a sort of cascade to provide the multiple levels of impact that a reset may have. The combined input sources are logically OR-ed together so that activating any of the listed reset sources causes the output to go active.

Table 28. Reset output configuration

Reset output	Reset source	Parts of the device reset when activated
POR_RST	power-on reset module	LP_OSC; is source for RGU_RST
RGU_RST	POR_RST, RST_N pin	RGU internal; is source for PCR_RST
PCR_RST	RGU_RST, WATCHDOG	PCR internal; is source for COLD_RST
COLD_RST	PCR_RST	parts with COLD_RST as reset source below
WARM_RST	COLD_RST	parts with WARM_RST as reset source below
SCU_RST	COLD_RST	SCU
CFID_RST	COLD_RST	CFID
EMC_RST	COLD_RST	embedded SRAM-Memory Controller
SMC_RST	COLD_RST	external Static-Memory Controller (SMC)
GESS_A2V_RST	WARM_RST	GeSS AHB-to-APB bridge
PESS_A2V_RST	WARM_RST	PeSS AHB-to-APB bridge
GPIO_RST	WARM_RST	all GPIO modules
UART_RST	WARM_RST	all UART modules
TMR_RST	WARM_RST	all Timer modules in PeSS
SPI_RST	WARM_RST	all SPI modules
IVNSS_A2V_RST	WARM_RST	IVNSS AHB-to-APB bridge
IVNSS_CAN_RST	WARM_RST	all CAN modules including Acceptance filter
IVNSS_LIN_RST	WARM_RST	all LIN modules
MSCSS_A2V_RST	WARM_RST	MSCSS AHB to APB bridge
MSCSS_PWM_RST	WARM_RST	all PWM modules
MSCSS_ADC_RST	WARM_RST	all ADC modules
MSCSS_TMR_RST	WARM_RST	all Timer modules in MSCSS
I2C_RST	<td>	all I2C modules
QEI_RST	<td>	Quadrature encoder
DMA_RST	<td>	GPDMA controller
USB_RST	<td>	USB controller
VIC_RST	WARM_RST	Vectored Interrupt Controller (VIC)
AHB_RST	WARM_RST	CPU and AHB Bus infrastructure

6.14.4.2 Pin description

The RGU module in the LPC2930 has the following pins. [Table 29](#) shows the RGU pins.

Table 29. RGU pins

Symbol	Direction	Description
RST_N	IN	external reset input, Active LOW; pulled up internally

### 6.14.5 Power Management Unit (PMU)

This module enables software to actively control the system's power consumption by disabling clocks not required in a particular operating mode.

Using the base clocks from the CGU as input, the PMU generates branch clocks to the rest of the LPC2930. Output clocks branched from the same base clock are phase- and frequency-related. These branch clocks can be individually controlled by software programming.

The key features are:

- Individual clock control for all LPC2930 sub-modules
- Activates sleeping clocks when a wake-up event is detected
- Clocks can be individually disabled by software
- Supports AHB master-disable protocol when AUTO mode is set
- Disables wake-up of enabled clocks when Power-down mode is set
- Activates wake-up of enabled clocks when a wake-up event is received
- Status register is available to indicate if an input base clock can be safely switched off (i.e. all branch clocks are disabled)

#### 6.14.5.1 Functional description

The PMU controls all internal clocks coming out of the CGU0 for power-mode management. With some exceptions, each branch clock can be switched on or off individually under control of software register bits located in its individual configuration register. Some branch clocks controlling vital parts of the device operate in a fixed mode. [Table 30](#) shows which mode- control bits are supported by each branch clock.

By programming the configuration register the user can control which clocks are switched on or off, and which clocks are switched off when entering Power-down mode.

Note that the standby-wait-for-interrupt instructions of the ARM968E-S processor (putting the ARM CPU into a low-power state) are not supported. Instead putting the ARM CPU into power-down should be controlled by disabling the branch clock for the CPU.

**Remark:** For any disabled branch clocks to be re-activated their corresponding base clocks must be running (controlled by the CGU0).

[Table 30](#) shows the relation between branch and base clocks, see also [Section 6.6.1](#). Every branch clock is related to one particular base clock: it is not possible to switch the source of a branch clock in the PMU.

**Table 30. Branch clock overview**

Legend:

'1' Indicates that the related register bit is tied off to logic HIGH, all writes are ignored

'0' Indicates that the related register bit is tied off to logic LOW, all writes are ignored

'+' Indicates that the related register bit is readable and writable

Branch clock name	Base clock	Implemented switch on/off mechanism		
		WAKE-UP	AUTO	RUN
CLK_SAFE	BASE_SAFE_CLK	0	0	1
CLK_SYS_CPU	BASE_SYS_CLK	+	+	1
CLK_SYS	BASE_SYS_CLK	+	+	1
CLK_SYS_PCR	BASE_SYS_CLK	+	+	1
CLK_SYS_FMC	BASE_SYS_CLK	+	+	+
CLK_SYS_RAM0	BASE_SYS_CLK	+	+	+
CLK_SYS_RAM1	BASE_SYS_CLK	+	+	+
CLK_SYS_SMC	BASE_SYS_CLK	+	+	+
CLK_SYS_GESS	BASE_SYS_CLK	+	+	+
CLK_SYS_VIC	BASE_SYS_CLK	+	+	+
CLK_SYS_PESS	BASE_SYS_CLK	+	+	+
CLK_SYS_GPIO0	BASE_SYS_CLK	+	+	+
CLK_SYS_GPIO1	BASE_SYS_CLK	+	+	+
CLK_SYS_GPIO2	BASE_SYS_CLK	+	+	+
CLK_SYS_GPIO3	BASE_SYS_CLK	+	+	+
CLK_SYS_GPIO4	BASE_SYS_CLK	+	+	+
CLK_SYS_GPIO5	BASE_SYS_CLK	+	+	+
CLK_SYS_IVNSS_A	BASE_SYS_CLK	+	+	+
CLK_SYS_MSCSS_A	BASE_SYS_CLK	+	+	+
CLK_SYS_DMA	BASE_SYS_CLK	+	+	+
CLK_SYS_USB	BASE_SYS_CLK	+	+	+
CLK_PCR_SLOW	BASE_PCR_CLK	+	+	1
CLK_IVNSS_APB	BASE_IVNSS_CLK	+	+	+
CLK_IVNSS_CANC0	BASE_IVNSS_CLK	+	+	+
CLK_IVNSS_CANC1	BASE_IVNSS_CLK	+	+	+
CLK_IVNSS_I2C0	BASE_IVNSS_CLK	+	+	+
CLK_IVNSS_I2C1	BASE_IVNSS_CLK	+	+	+
CLK_IVNSS_LIN0	BASE_IVNSS_CLK	+	+	+
CLK_IVNSS_LIN1	BASE_IVNSS_CLK	+	+	+
CLK_MSCSS_APB	BASE_MSCSS_CLK	+	+	+
CLK_MSCSS_MTMR0	BASE_MSCSS_CLK	+	+	+
CLK_MSCSS_MTMR1	BASE_MSCSS_CLK	+	+	+
CLK_MSCSS_PWM0	BASE_MSCSS_CLK	+	+	+
CLK_MSCSS_PWM1	BASE_MSCSS_CLK	+	+	+
CLK_MSCSS_PWM2	BASE_MSCSS_CLK	+	+	+
CLK_MSCSS_PWM3	BASE_MSCSS_CLK	+	+	+



**Table 30. Branch clock overview ...continued**

Legend:

'1' Indicates that the related register bit is tied off to logic HIGH, all writes are ignored

'0' Indicates that the related register bit is tied off to logic LOW, all writes are ignored

'+' Indicates that the related register bit is readable and writable

Branch clock name	Base clock	Implemented switch on/off mechanism		
		WAKE-UP	AUTO	RUN
CLK_MSCSS_ADC0_APB	BASE_MSCSS_CLK	+	+	+
CLK_MSCSS_ADC1_APB	BASE_MSCSS_CLK	+	+	+
CLK_MSCSS_ADC2_APB	BASE_MSCSS_CLK	+	+	+
CLK_MSCSS_QEI	BASE_MSCSS_CLK	+	+	+
CLK_OUT_CLK	BASE_OUT_CLK	+	+	+
CLK_UART0	BASE_UART_CLK	+	+	+
CLK_UART1	BASE_UART_CLK	+	+	+
CLK_SPI0	BASE_SPI_CLK	+	+	+
CLK_SPI1	BASE_SPI_CLK	+	+	+
CLK_SPI2	BASE_SPI_CLK	+	+	+
CLK_TMR0	BASE_TMR_CLK	+	+	+
CLK_TMR1	BASE_TMR_CLK	+	+	+
CLK_TMR2	BASE_TMR_CLK	+	+	+
CLK_TMR3	BASE_TMR_CLK	+	+	+
CLK_ADC0	BASE_ADC_CLK	+	+	+
CLK_ADC1	BASE_ADC_CLK	+	+	+
CLK_ADC2	BASE_ADC_CLK	+	+	+
CLK_TESTSHELL_IP	BASE_CLK_TESTSHELL	0	0	1
CLK_USB_I2C	BASE_USB_I2C_CLK	+	+	+
CLK_USB	BASE_USB_CLK	+	+	+

### 6.15 Vectored interrupt controller

The LPC2930 contains a very flexible and powerful Vectored Interrupt Controller (VIC) to interrupt the ARM processor on request.

The key features are:

- Level-active interrupt request with programmable polarity.
- 56 interrupt-request inputs.
- Software-interrupt request capability associated with each request input.
- Interrupt request state can be observed before masking.
- Software-programmable priority assignments to interrupt requests up to 15 levels.
- Software-programmable routing of interrupt requests towards the ARM-processor inputs IRQ and FIQ.
- Fast identification of interrupt requests through vector.
- Support for nesting of interrupt service routines.

### 6.15.1 Functional description

The Vectored Interrupt Controller routes incoming interrupt requests to the ARM processor. The interrupt target is configured for each interrupt request input of the VIC. The targets are defined as follows:

- Target 0 is ARM processor FIQ (fast interrupt service)
- Target 1 is ARM processor IRQ (standard interrupt service)

Interrupt-request masking is performed individually per interrupt target by comparing the priority level assigned to a specific interrupt request with a target-specific priority threshold. The priority levels are defined as follows:

- Priority level 0 corresponds to 'masked' (i.e. interrupt requests with priority 0 never lead to an interrupt)
- Priority 1 corresponds to the lowest priority
- Priority 15 corresponds to the highest priority

Software interrupt support is provided and can be supplied for:

- Testing RTOS (Real-Time Operating System) interrupt handling without using device-specific interrupt service routines
- Software emulation of an interrupt-requesting device, including interrupts

### 6.15.2 Clock description

The VIC is clocked by CLK\_SYS\_VIC, see [Section 6.6.2](#).

## 7. Limiting values

**Table 31. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
<b>Supply pins</b>					
$P_{tot}$	total power dissipation		[1] -	1.5	W
$V_{DD(CORE)}$	core supply voltage		-0.5	+2.0	V
$V_{DD(OSC\_PLL)}$	oscillator and PLL supply voltage		-0.5	+2.0	V
$V_{DDA(ADC3V3)}$	3.3 V ADC analog supply voltage		-0.5	+4.6	V
$V_{DDA(ADC5V0)}$	5 V ADC analog supply voltage		-0.5	+6.0	V
$V_{DD(IO)}$	I/O supply voltage		-0.5	+4.6	V
$I_{DD}$	supply current	average value per supply pin	[2] -	98	mA
$I_{SS}$	ground current	average value per ground pin	[2] -	98	mA
<b>Input pins and I/O pins</b>					
$V_{XIN\_OSC}$	voltage on pin XIN_OSC		-0.5	+2.0	V
$V_{I(IO)}$	I/O input voltage		[3][4][6] -0.5	$V_{DD(IO)} + 3.0$	V
$V_{I(ADC)}$	ADC input voltage	for ADC1/2: I/O port 0 pin 8 to pin 23.	[4][6] -0.5	$V_{DDA(ADC3V3)} + 0.5$	V
		for ADC0: I/O port 0 pin 5 to pin 7; I/O port 2 pins 12 and 13; I/O port 3 pins 0 and 1.	[7][4][5][6] -0.5	$V_{DDA(ADC5V0)} + 0.5$	V
$V_{VREFP}$	voltage on pin VREFP		-0.5	+3.6	V
$V_{VREFN}$	voltage on pin VREFN		-0.5	+3.6	V
$I_{I(ADC)}$	ADC input current	average value per input pin	[2] -	35	mA
<b>Output pins and I/O pins configured as output</b>					
$I_{OHS}$	HIGH-level short-circuit output current	drive HIGH, output shorted to $V_{SS(IO)}$	[9] -	-33	mA
$I_{OLS}$	LOW-level short-circuit output current	drive LOW, output shorted to $V_{DD(IO)}$	[9] -	+38	mA
<b>General</b>					
$T_{stg}$	storage temperature		-65	+150	°C
$T_{amb}$	ambient temperature		-40	+85	°C

**Table 31. Limiting values ...continued**  
 In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit	
<b>ESD</b>						
V <sub>esd</sub>	electrostatic discharge voltage	on all pins				
		human body model	[8]	-2000	+2000	V
		charged device model		-500	+500	V
		on corner pins				
		charged device model	-750	+750	V	

- [1] Based on package heat transfer, not device power consumption.
- [2] Peak current must be limited at 25 times average current.
- [3] For I/O Port 0, the maximum input voltage is defined by V<sub>I(ADC)</sub>.
- [4] Only when V<sub>DD(I/O)</sub> is present.
- [5] Not exceeding 6 V.
- [6] Note that pull-up should be off. With pull-up do not exceed 3.6 V.
- [7] For these input pins a fixed amplification of 2/3 is performed on the input voltage before feeding into the ADC0 itself. The maximum input voltage on ADC0 is V<sub>VDDA(ADC5V0)</sub>.
- [8] Human-body model: discharging a 100 pF capacitor via a 10 kΩ series resistor.
- [9] 112 mA per V<sub>DD(I/O)</sub> or V<sub>SS(I/O)</sub> should not be exceeded.

## 8. Static characteristics

**Table 32. Static characteristics**

$V_{DD(CORE)} = V_{DD(OSC\_PLL)}$ ;  $V_{DD(IO)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC5V0)} = 3.0\text{ V to }5.5\text{ V}$ ;  
 $T_{vj} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; all voltages are measured with respect to ground; positive currents flow into the IC; unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
<b>Supplies</b>							
<b>Core supply</b>							
$V_{DD(CORE)}$	core supply voltage		1.71	1.80	1.89	V	
$I_{DD(CORE)}$	core supply current	ARM9 and all peripherals active at max clock speeds	-	1.1	2.5	mA/MHz	
		all clocks off	[2]	30	475	$\mu\text{A}$	
<b>I/O supply</b>							
$V_{DD(IO)}$	I/O supply voltage		2.7	-	3.6	V	
<b>Oscillator/PLL supply</b>							
$V_{DD(OSC\_PLL)}$	oscillator and PLL supply voltage		1.71	1.80	1.89	V	
$I_{DD(OSC\_PLL)}$	oscillator and PLL supply current	normal mode	-	-	1	mA	
		Power-down mode	-	-	2	$\mu\text{A}$	
<b>Analog-to-digital converter supply</b>							
$V_{DDA(ADC3V3)}$	3.3 V ADC analog supply voltage		3.0	3.3	3.6	V	
$V_{DDA(ADC5V0)}$	5.0 V ADC supply voltage.		3.0	5.0	5.5	V	
$I_{DDA(ADC3V3)}$	3.3 V ADC analog supply current	normal mode	-	-	1.9	mA	
		Power-down mode	-	-	4	$\mu\text{A}$	
$I_{DDA(ADC5V0)}$	5.0 V ADC analog supply current.	Normal mode	-	-	1	mA	
		Power-down mode	-	-	1	$\mu\text{A}$	
<b>Input pins and I/O pins configured as input</b>							
$V_I$	input voltage	all port pins and $V_{DD(IO)}$ applied see <a href="#">Section 7</a>	[7][8]	-0.5	-	+ 5.5	V
		port 0 pins 8 to 23 when ADC1/2 is used	[8]			$V_{VREFP}$	
		all port pins and $V_{DD(IO)}$ not applied		-0.5	-	+3.6	V
		all other I/O pins, RESET_N, TRST_N, TDI, JTAGSEL, TMS, TCK		-0.5	-	$V_{DD(IO)}$	V
$V_{IH}$	HIGH-level input voltage	all port pins, RESET_N, TRST_N, TDI, JTAGSEL, TMS, TCK	2.0	-	-	V	
$V_{IL}$	LOW-level input voltage	all port pins, RESET_N, TRST_N, TDI, JTAGSEL, TMS, TCK	-	-	0.8	V	

**Table 32. Static characteristics ...continued**

$V_{DD(CORE)} = V_{DD(OSC\_PLL)}$ ;  $V_{DD(IO)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC5V0)} = 3.0\text{ V to }5.5\text{ V}$ ;  $T_{vj} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; all voltages are measured with respect to ground; positive currents flow into the IC; unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{hys}$	hysteresis voltage		0.4	-	-	V
$I_{LIH}$	HIGH-level input leakage current		-	-	1	$\mu\text{A}$
$I_{LIL}$	LOW-level input leakage current		-	-	1	$\mu\text{A}$
$I_{I(pd)}$	pull-down input current	all port pins, $V_I = 3.3\text{ V}$ ; $V_I = 5.5\text{ V}$	25	50	100	$\mu\text{A}$
$I_{I(pu)}$	pull-up input current	all port pins, RESET_N, TRST_N, TDI, JTAGSEL, TMS: $V_I = 0\text{ V}$ ; $V_I > 3.6\text{ V}$ is not allowed	-25	-50	-115	$\mu\text{A}$
$C_i$	input capacitance		<sup>[3]</sup> -	3	8	pF
<b>Output pins and I/O pins configured as output</b>						
$V_O$	output voltage		0	-	$V_{DD(IO)}$	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -4\text{ mA}$	$V_{DD(IO)} - 0.4$	-	-	V
$V_{OL}$	LOW-level output voltage	$I_{OL} = 4\text{ mA}$	-	-	0.4	V
$C_L$	load capacitance		-	-	25	pF
<b>Analog-to-digital converter supply</b>						
$V_{VREFN}$	voltage on pin VREFN		0	-	$V_{VREFP} - 2$	V
$V_{VREFP}$	voltage on pin VREFP		$V_{VREFN} + 2$	-	$V_{DDA(ADC3V3)}$	V
$V_{I(ADC)}$	ADC input voltage	on port 0 pins	$V_{VREFN}$	-	$V_{VREFP}$	V
$Z_i$	input impedance	between $V_{VREFN}$ and $V_{VREFP}$	4.4	-	-	k $\Omega$
		between $V_{VREFN}$ and $V_{DD(A5V)}$	13.7	-	23.6	k $\Omega$
FSR	full scale range		2	-	10	bit
INL	integral non-linearity		-2	-	+2	LSB
DNL	differential non-linearity		-1	-	+1	LSB
$V_{err(offset)}$	offset error voltage		-20	-	+20	mV
$V_{err(FS)}$	full-scale error voltage		-20	-	+20	mV

**Table 32. Static characteristics ...continued**

$V_{DD(CORE)} = V_{DD(OSC\_PLL)}$ ;  $V_{DD(I/O)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC5V0)} = 3.0\text{ V to }5.5\text{ V}$ ;  $T_{vj} = -40\text{ °C to }+85\text{ °C}$ ; all voltages are measured with respect to ground; positive currents flow into the IC; unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
<b>Oscillator</b>							
$R_{s(xtal)}$	crystal series resistance	$f_{osc} = 10\text{ MHz to }15\text{ MHz}$	[5]				
		$C_{xtal} = 10\text{ pF}$ ; $C_{ext} = 18\text{ pF}$	-	-	160	$\Omega$	
		$C_{xtal} = 20\text{ pF}$ ; $C_{ext} = 39\text{ pF}$	-	-	60	$\Omega$	
		$f_{osc} = 15\text{ MHz to }20\text{ MHz}$	[5]				
		$C_{xtal} = 10\text{ pF}$ ; $C_{ext} = 18\text{ pF}$	-	-	80	$\Omega$	
$C_i$	input capacitance	of XIN_OSC	[9]	-	2	pF	
<b>Power-up reset</b>							
$V_{trip(high)}$	high trip level voltage		[6]	1.1	1.4	1.6	V
$V_{trip(low)}$	low trip level voltage		[6]	1.0	1.3	1.5	V
$V_{trip(dif)}$	difference between high and low trip level voltage		[6]	50	120	180	mV

- [1] All parameters are guaranteed over the virtual junction temperature range by design. Pre-testing is performed at  $T_{amb} = 125\text{ °C}$  on wafer level. Cased products are tested at  $T_{amb} = 25\text{ °C}$  (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power-supply voltage range.
- [2] Leakage current is exponential to temperature; worst-case value is at  $125\text{ °C } T_{vj}$ . All clocks off. Analog modules powered down.
- [3] For Port 0, pin 0 to pin 15 add maximum 1.5 pF for input capacitance to ADC. For Port 0, pin 16 to pin 31 add maximum 1.0 pF for input capacitance to ADC.
- [4] This value is the minimum drive capability. Maximum short-circuit output current is 33 mA (drive HIGH-level, shorted to ground) or -38 mA. (drive LOW-level, shorted to  $V_{DD(I/O)}$ ). The device will be damaged if multiple outputs are shorted.
- [5]  $C_{xtal}$  is crystal load capacitance and  $C_{ext}$  are the two external load capacitors.
- [6] The power-up reset has a time filter:  $V_{DD(CORE)}$  must be above  $V_{trip(high)}$  for 2  $\mu\text{s}$  before reset is de-asserted;  $V_{DD(CORE)}$  must be below  $V_{trip(low)}$  for 11  $\mu\text{s}$  before internal reset is asserted.
- [7] Not 5 V-tolerant when pull-up is on.
- [8] For I/O Port 0, the maximum input voltage is defined by  $V_{I(ADC)}$ .
- [9] This parameter is not part of production testing or final testing, hence only a typical value is stated. Maximum and minimum values are based on simulation results.







Fig 16. ADC characteristics




### 8.1 Power consumption





## 8.2 Electrical pin characteristics







## 9. Dynamic characteristics

### 9.1 Dynamic characteristics: I/O pins, internal clock, oscillators, PLL, and CAN

**Table 33. Dynamic characteristics**

$V_{DD(CORE)} = V_{DD(OSC\_PLL)}$ ;  $V_{DD(IO)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC3V3)} = 3.0\text{ V to }3.6\text{ V}$ ; all voltages are measured with respect to ground; positive currents flow into the IC; unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>I/O pins</b>						
$t_{THL}$	HIGH-to-LOW transition time	$C_L = 30\text{ pF}$	4	-	13.8	ns
$t_{TLH}$	LOW-to-HIGH transition time	$C_L = 30\text{ pF}$	4	-	13.8	ns
<b>Internal clock</b>						
$f_{clk(sys)}$	system clock frequency		[2] 10	-	125	MHz
$T_{clk(sys)}$	system clock period		[2] 8	-	100	ns
<b>Low-power ring oscillator</b>						
$f_{ref(RO)}$	RO reference frequency		0.36	0.4	0.42	MHz
$t_{startup}$	start-up time	at maximum frequency	[3] -	6	-	$\mu\text{s}$
<b>Oscillator</b>						
$f_{i(osc)}$	oscillator input frequency	maximum frequency is the clock input of an external clock source applied to the Xin pin	10	-	100	MHz
$t_{startup}$	start-up time	at maximum frequency	[3] - [4]	500	-	$\mu\text{s}$
<b>PLL</b>						
$f_{i(PLL)}$	PLL input frequency		10	-	25	MHz
$f_{o(PLL)}$	PLL output frequency		10	-	160	MHz
		CCO; direct mode	156	-	320	MHz
$t_{a(clk)}$	clock access time		-	-	63.4	ns
$t_{a(A)}$	address access time		-	-	60.3	ns
<b>Jitter specification for CAN</b>						
$t_{jit(cc)(p-p)}$	cycle to cycle jitter (peak-to-peak value)	on CAN TXDC pin	[3] -	0.4	1	ns

[1] All parameters are guaranteed over the virtual junction temperature range by design. Pre-testing is performed at  $T_{amb} = 125\text{ }^\circ\text{C}$  ambient temperature on wafer level. Cased products are tested at  $T_{amb} = 25\text{ }^\circ\text{C}$  (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.

[2] See [Table 25](#).

[3] This parameter is not part of production testing or final testing, hence only a typical value is stated.

[4] Oscillator start-up time depends on the quality of the crystal. For most crystals it takes about 1000 clock pulses until the clock is fully stable.

9.2 USB interface

Table 34. Dynamic characteristics: USB pins (full-speed)

$C_L = 50\text{ pF}$ ;  $R_{pu} = 1.5\text{ k}\Omega$  on D+ to  $V_{DD(3V3)}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_r$	rise time	10 % to 90 %	8.5	-	13.8	ns
$t_f$	fall time	10 % to 90 %	7.7	-	13.7	ns
$t_{FRFM}$	differential rise and fall time matching	$t_r / t_f$	-	-	109	%
$V_{CRS}$	output signal crossover voltage		1.3	-	2.0	V
$t_{FEOPT}$	source SE0 interval of EOP	see <a href="#">Figure 24</a>	160	-	175	ns
$t_{FDEOP}$	source jitter for differential transition to SE0 transition	see <a href="#">Figure 24</a>	-2	-	+5	ns
$t_{JR1}$	receiver jitter to next transition		-18.5	-	+18.5	ns
$t_{JR2}$	receiver jitter for paired transitions	10 % to 90 %	-9	-	+9	ns
$t_{EOPR1}$	EOP width at receiver	must reject as EOP; see <a href="#">Figure 24</a>	[1] 40	-	-	ns
$t_{EOPR2}$	EOP width at receiver	must accept as EOP; see <a href="#">Figure 24</a>	[1] 82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.




Fig 24. Differential data-to-EOP transition skew and EOP width


### 9.3 Dynamic characteristics: I<sup>2</sup>C-bus interface

**Table 35. Dynamic characteristic: I<sup>2</sup>C-bus pins**

$V_{DD(CORE)} = V_{DD(OSC\_PLL)}$ ;  $V_{DD(IO)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC3V3)} = 3.0\text{ V to }3.6\text{ V}$ ; all voltages are measured with respect to ground; positive currents flow into the IC; unless otherwise specified<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ <sup>[2]</sup>	Max	Unit
$t_{f(o)}$	output fall time	$V_{IH}$ to $V_{IL}$	$20 + 0.1 \times C_b$ <sup>[3]</sup>	-	-	ns
$t_r$	rise time		<td>	<td>	<td>	
$t_f$	fall time		<td>	<td>	<td>	
$t_{BUF}$	bus free time between a STOP and START condition	-	<td>	<td>	<td>	
$t_{LOW}$	LOW period of the SCL clock	-	<td>	<td>	<td>	
$t_{HD,STA}$	hold time (repeated) START condition	-	<td>	<td>	<td>	
$t_{HIGH}$	HIGH period of the SCL clock	-	<td>	<td>	<td>	
$t_{SU,DAT}$	data set-up time	-	<td>	<td>	<td>	
$t_{SU,STA}$	set-up time for a repeated START condition	-	<td>	<td>	<td>	
$t_{SU,STO}$	set-up time for STOP condition	-	<td>	<td>	<td>	

- [1] All parameters are guaranteed over the virtual junction temperature range by design. Pre-testing is performed at  $T_{amb} = 125\text{ °C}$  ambient temperature on wafer level. Cased products are tested at  $T_{amb} = 25\text{ °C}$  (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.
- [2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [3] Bus capacitance  $C_b$  in pF, from 10 pF to 400 pF.



**Fig 25. I<sup>2</sup>C-bus pins clock timing**


9.4 Dynamic characteristics: SPI

Table 36. Dynamic characteristics of SPI pins

$V_{DD(CORE)} = V_{DD(OSC\_PLL)}$ ;  $V_{DD(IO)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC5V0)} = 3.0\text{ V to }5.5\text{ V}$ ;  
 $T_{vj} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; all voltages are measured with respect to ground; positive currents flow into the IC; unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{SPI}$	SPI operating frequency	master operation	$\frac{1}{65024}f_{clk(spi)}$	-	$\frac{1}{2}f_{clk(spi)}$	MHz
		slave operation	$\frac{1}{65024}f_{clk(spi)}$	-	$\frac{1}{4}f_{clk(spi)}$	MHz
<b>SPI master</b>						
$T_{SPICYC}$	SPI cycle time	-	<td>	<td>	<td>	ns
$t_{SPICKH}$	SPICLK HIGH time	-	<td>	<td>	<td>	ns
$t_{SPICKL}$	SPICLK LOW time	-	<td>	<td>	<td>	ns
$t_{SPIDSU}$	SPI data set-up time	-	<td>	<td>	<td>	ns
$t_{SPIDH}$	SPI data hold time	-	<td>	<td>	<td>	ns
$t_{SPIQV}$	SPI data output valid time	-	<td>	<td>	<td>	ns
$t_{SPIOH}$	SPI output data hold time	-	<td>	<td>	<td>	ns
<b>SPI slave</b>						
$T_{SPICYC}$	SPI cycle time	-	<td>	<td>	<td>	ns
$t_{SPICKH}$	SPICLK HIGH time	-	<td>	<td>	<td>	ns
$t_{SPICKL}$	SPICLK LOW time	-	<td>	<td>	<td>	ns
$t_{SPIDSU}$	SPI data set-up time	-	<td>	<td>	<td>	ns
$t_{SPIDH}$	SPI data hold time	-	<td>	<td>	<td>	ns
$t_{SPIQV}$	SPI data output valid time	-	<td>	<td>	<td>	ns
$t_{SPIOH}$	SPI output data hold time	-	<td>	<td>	<td>	ns


[1] All parameters are guaranteed over the virtual junction temperature range by design. Pre-testing is performed at  $T_{amb} = 125\text{ }^{\circ}\text{C}$  ambient temperature on wafer level. Cased products are tested at  $T_{amb} = 25\text{ }^{\circ}\text{C}$  (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.



002aad986


Fig 26. SPI master timing (CPHA = 1)





002aad987

Fig 27. SPI master timing (CPHA = 0)



002aad988

Fig 28. SPI slave timing (CPHA = 1)



9.5 Dynamic characteristics: external static memory

Table 37. External static memory interface dynamic characteristics

$V_{DD(CORE)} = V_{DD(OSC\_PLL)}$ ;  $V_{DD(I/O)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC3V3)} = 3.0\text{ V to }3.6\text{ V}$ ; all voltages are measured with respect to ground.<sup>[1]</sup>


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{a(R)int}$	internal read access time		-	-	20.5	ns
$t_{a(W)int}$	internal write access time		-	-	24.9	ns
<b>Common to read and write cycles</b>						
$t_{CHAV}$	XCLK HIGH to address valid time		<td>	<td>	<td>	ns
$t_{CHCSL}$	XCLK HIGH to CS LOW time		<td>	<td>	<td>	ns
$t_{CHCSH}$	XCLK HIGH to CS HIGH time		<td>	<td>	<td>	ns
$t_{CHANV}$	XCLK HIGH to address invalid time		<td>	<td>	<td>	ns
<b>Read cycle parameters</b>						
$t_{CSLAV}$	CS LOW to address valid time		[2] <td>	<td>	<td>	ns
$t_{OELAV}$	OE LOW to address valid time		[2] <td>	<td>	<td>	ns
$t_{CSLOEL}$	CS LOW to OE LOW time		<td>	<td>	<td>	ns
$t_{am}$	memory access time		[3][4] <td>	<td>	<td>	ns
$t_{am(ibr)}$	memory access time (initial burst-ROM)		[3][4] <td>	<td>	<td>	ns
$t_{am(sbr)}$	memory access time (subsequent burst-ROM)		[3][5] <td>	<td>	<td>	ns
$t_{h(D)}$	data hold time		[6] <td>	<td>	<td>	ns
$t_{CSHOEH}$	CS HIGH to OE HIGH time		<td>	<td>	<td>	ns
$t_{OEHANV}$	OE HIGH to address invalid time		<td>	<td>	<td>	ns
$t_{CHOEL}$	XCLK HIGH to OE LOW time		<td>	<td>	<td>	ns
$t_{CHOEH}$	XCLK HIGH to OE HIGH time		<td>	<td>	<td>	ns
<b>Write cycle parameters</b>						
$t_{AVCSL}$	address valid to CS LOW time		[2] <td>	<td>	<td>	ns
$t_{CSLDV}$	CS LOW to data valid time		<td>	<td>	<td>	ns
$t_{CSLWEL}$	CS LOW to WE LOW time		<td>	<td>	<td>	ns
$t_{CSLBLSL}$	CS LOW to BLS LOW time		<td>	<td>	<td>	ns
$t_{WELDV}$	WE LOW to data valid time		<td>	<td>	<td>	ns
$t_{CSLDV}$	CS LOW to data valid time		<td>	<td>	<td>	ns
$t_{WELWEH}$	WE LOW to WE HIGH time		[3] <td>	<td>	<td>	ns
$t_{BLSLBLSH}$	BLS LOW to BLS HIGH time		[3] <td>	<td>	<td>	ns
$t_{WEHANV}$	WE HIGH to address invalid time		[3] <td>	<td>	<td>	ns
$t_{WEHDNV}$	WE HIGH to data invalid time		[3] <td>	<td>	<td>	ns

**Table 37. External static memory interface dynamic characteristics ...continued**

$V_{DD(CORE)} = V_{DD(OSC\_PLL)}$ ;  $V_{DD(I/O)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC3V3)} = 3.0\text{ V to }3.6\text{ V}$ ; all voltages are measured with respect to ground.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t <sub>BLSHANV</sub>	BLS HIGH to address invalid time		[3] <td>	<td>	<td>	ns
t <sub>BLSHDNV</sub>	BLS HIGH to data invalid time		[3] <td>	<td>	<td>	ns
t <sub>CHDV</sub>	XCLK HIGH to data valid time		-	-	10	ns
t <sub>CHWEL</sub>	XCLK HIGH to WE LOW time		-	-	10	ns
t <sub>CHBLSL</sub>	XCLK HIGH to BLS LOW time		-	-	10	ns
t <sub>CHWEH</sub>	XCLK HIGH to WE HIGH time		-	-	10	ns
t <sub>CHBLSH</sub>	XCLK HIGH to BLS HIGH time		-	-	10	ns
t <sub>CHDNV</sub>	XCLK HIGH to data invalid time		-	-	10	ns

- [1] All parameters are guaranteed over the virtual junction temperature range by design. Pre-testing is performed at T<sub>amb</sub> = 125 °C ambient temperature on wafer level. Cased products are tested at T<sub>amb</sub> = 25 °C (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.
- [2] Except on initial access, in which case the address is set up T<sub>cy(CCLK)</sub> earlier.
- [3] T<sub>cy(CCLK)</sub> = 1/CCLK.
- [4] Latest of address valid, CS LOW, OE LOW to data valid.
- [5] Address valid to data valid.
- [6] Earliest of CS HIGH, OE HIGH, address change to data invalid.



**Fig 30. External memory read access**




Fig 31. External memory write access

### 9.6 Dynamic characteristics: ADC

**Table 38. ADC dynamic characteristics**

$V_{DD(CORE)} = V_{DD(OSC\_PLL)}$ ;  $V_{DD(IO)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA(ADC3V3)} = 3.0\text{ V to }3.6\text{ V}$ ; all voltages are measured with respect to ground.<sup>[1]</sup>



Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>5.0 V ADC0</b>						
$f_{i(ADC)}$	ADC input frequency		[2] <td>	-	4.5	MHz
$f_{s(max)}$	maximum sampling rate	$f_{i(ADC)} = 4.5\text{ MHz}$ ; $f_s = f_{i(ADC)}/(n + 1)$ with $n = \text{resolution}$				
		resolution 2 bit	-	-	<td>	ksampl e/s
		resolution 10 bit	-	-	<td>	ksampl e/s
$t_{conv}$	conversion time	In number of ADC clock cycles	<td>	-	<td>	cycles
		In number of bits	<td>	-	10	bits
<b>3.3 V ADC1/2</b>						
$f_{i(ADC)}$	ADC input frequency		[2] 4	-	4.5	MHz
$f_{s(max)}$	maximum sampling rate	$f_{i(ADC)} = 4.5\text{ MHz}$ ; $f_s = f_{i(ADC)}/(n + 1)$ with $n = \text{resolution}$				
		resolution 2 bit	-	-	1500	ksampl e/s
		resolution 10 bit	-	-	400	ksampl e/s
$t_{conv}$	conversion time	In number of ADC clock cycles	3	-	11	cycles
		In number of bits	2	-	10	bits

[1] All parameters are guaranteed over the virtual junction temperature range by design. Pre-testing is performed at  $T_{amb} = 125\text{ °C}$  ambient temperature on wafer level. Cased products are tested at  $T_{amb} = 25\text{ °C}$  (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.

[2] Duty cycle clock should be as close as possible to 50 %.

## 10. Application information

### 10.1 Operating frequency selection



10.2 Suggested USB interface solutions




Fig 34. LPC2930 USB interface on a self-powered device




Fig 35. LPC2930 USB interface on a bus-powered device






Fig 36. LPC2930 USB OTG port configuration: USB port 1 OTG dual-role device, USB port 2 host






Fig 38. LPC2930 USB OTG port configuration: USB port 2 device, USB port 1 host

# 11. Package outline

LQFP208; plastic low profile quad flat package; 208 leads; body 28 x 28 x 1.4 mm

SOT459-1




Fig 39. Package outline SOT459-1 (LQFP208)

## 12. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”.

### 12.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 12.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 12.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 12.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 40](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 39](#) and [40](#)

**Table 39. SnPb eutectic process (from J-STD-020C)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 40. Lead-free process (from J-STD-020C)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 40](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

## 13. Abbreviations

**Table 41. Abbreviations list**

Abbreviation	Description
AHB	Advanced High-performance Bus
BCL	Buffer Control List
BDL	Buffer Descriptor List
CISC	Complex Instruction Set Computers
DTL	Device Transaction Level
SFSP	SCU Function Select Port x,y (use without the P if there are no x,y)
SCL	Slot Control List
BEL	Buffer Entry List
CCO	Current Controlled Oscillator
BIST	Built-In Self Test
RISC	Reduced Instruction Set Computer
UART	Universal Asynchronous Receiver Transmitter
APB	ARM Peripheral Bus

## 14. References

- [1] **UM** — LPC2930 user manual
- [2] **ARM** — ARM web site
- [3] **ARM-SSP** — ARM primecell synchronous serial port (PL022) technical reference manual
- [4] **CAN** — ISO 11898-1: 2002 road vehicles - Controller Area Network (CAN) - part 1: data link layer and physical signalling
- [5] **LIN** — LIN specification package, revision 2.0



## 15. Revision history

Table 42. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC2930_0.01	<td>	Preliminary data sheet		

## 16. Legal information

### 16.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**GoodLink** — is a trademark of NXP B.V.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

**SoftConnect** — is a trademark of NXP B.V.

## 17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

18. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	6.11	Peripheral subsystem	28
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>	6.11.1	Peripheral subsystem clock description	28
<b>3</b>	<b>Ordering information</b> . . . . .	<b>3</b>	6.11.2	Watchdog timer	29
3.1	Ordering options	3	6.11.2.1	Functional description	29
<b>4</b>	<b>Block diagram</b> . . . . .	<b>4</b>	6.11.2.2	Clock description	29
<b>5</b>	<b>Pinning information</b> . . . . .	<b>5</b>	6.11.3	Timer	29
5.1	Pinning	5	6.11.3.1	Pin description	30
5.2	Pin description	5	6.11.3.2	Clock description	31
5.2.1	General description	5	6.11.4	UARTs	31
5.2.2	LQFP208 pin assignment	5	6.11.4.1	Pin description	31
<b>6</b>	<b>Functional description</b> . . . . .	<b>13</b>	6.11.4.2	Clock description	32
6.1	Architectural overview	13	6.11.5	Serial peripheral interface (SPI)	32
6.2	ARM968E-S processor	14	6.11.5.1	Functional description	32
6.3	On-chip static RAM	14	6.11.5.2	Pin description	33
6.4	Memory map	15	6.11.5.3	Clock description	33
6.5	Reset, debug, test, and power description	16	6.11.6	General-purpose I/O	33
6.5.1	Reset and power-up behavior	16	6.11.6.1	Functional description	34
6.5.2	Reset strategy	16	6.11.6.2	Pin description	34
6.5.3	IEEE 1149.1 interface pins (JTAG boundary-scan test)	16	6.11.6.3	Clock description	34
6.5.3.1	ETM/ETB	16	6.12	Networking subsystem	34
6.5.4	Power supply pins	17	6.12.1	CAN gateway	34
6.6	Clocking strategy	17	6.12.1.1	Global acceptance filter	35
6.6.1	Clock architecture	17	6.12.1.2	Pin description	35
6.6.2	Base clock and branch clock relationship	18	6.12.2	LIN	35
6.7	External Static Memory Controller (SMC)	21	6.12.2.1	Pin description	35
6.7.1	Description	21	6.12.3	I <sup>2</sup> C-bus serial I/O controllers	36
6.7.2	Boot procedure	22	6.12.3.1	Pin description	36
6.7.3	Pin description	22	6.13	Modulation and Sampling Control Subsystem (MSCSS)	36
6.7.4	Clock description	22	6.13.1	Functional description	37
6.7.5	External memory timing diagrams	22	6.13.2	Pin description	39
6.8	General Purpose DMA (GPDMA) controller	24	6.13.3	Clock description	39
6.8.1	DMA support for peripherals	24	6.13.4	Analog-to-digital converter	39
6.8.2	Clock description	25	6.13.4.1	Functional description	40
6.9	USB interface	25	6.13.4.2	Pin description	40
6.9.1	USB device controller	25	6.13.4.3	Clock description	41
6.9.2	USB OTG controller	25	6.13.5	Pulse Width Modulator (PWM)	41
6.9.3	USB host controller	26	6.13.5.1	Functional description	42
6.9.3.1	Features	26	6.13.5.2	Synchronizing the PWM counters	43
6.9.4	Pin description	26	6.13.5.3	Master and slave mode	44
6.9.5	Clock description	27	6.13.5.4	Pin description	44
6.10	General subsystem	27	6.13.5.5	Clock description	44
6.10.1	General subsystem clock description	27	6.13.6	Timers in the MSCSS	44
6.10.2	Chip and feature identification	27	6.13.6.1	Pin description	45
6.10.3	System Control Unit (SCU)	27	6.13.6.2	Clock description	45
6.10.4	Event router	27	6.13.7	Quadrature Encoder Interface (QEI)	45
6.10.4.1	Pin description	28	6.13.7.1	Pin description	46
			6.13.7.2	Clock description	46

continued >>

