



ARM Cortex™ -M0

**32-BIT MICROCONTROLLER**

**NuMicro M051™ BN Series  
Technical Reference Manual**



## TABLE OF CONTENTS

<b>1 GENERAL DESCRIPTION</b> .....	<b>10</b>
<b>2 FEATURES</b> .....	<b>11</b>
<b>3 BLOCK DIAGRAM</b> .....	<b>16</b>
<b>4 SELECTION TABLE</b> .....	<b>17</b>
<b>5 PIN CONFIGURATION</b> .....	<b>19</b>
5.1 QFN 33 pin .....	19
5.2 LQFP 48 pin .....	20
5.3 Pin Description .....	21
<b>6 FUNCTIONAL DESCRIPTION</b> .....	<b>25</b>
6.1 ARM® Cortex™-M0 Core.....	25
6.2 System Manager.....	27
6.2.1 Overview .....	27
6.2.2 System Reset.....	27
6.2.3 System Power Architecture.....	28
6.2.4 Whole System Memory Map.....	29
6.2.5 Whole System Memory Mapping Table .....	31
6.2.6 System Manager Controller Registers Map .....	31
6.2.7 System Timer (SysTick) .....	60
6.2.8 Nested Vectored Interrupt Controller (NVIC) .....	64
6.2.9 System Controller Registers Map .....	90
6.3 Clock Controller .....	100
6.3.1 Overview .....	100
6.3.2 Clock Generator Block Diagram.....	100
6.3.3 System Clock & SysTick Clock .....	102
6.3.4 AHB Clock Source Select .....	103
6.3.5 Peripherals Clock Source Select.....	104
6.3.6 Power Down Mode (Deep Sleep Mode) Clock .....	105
6.3.7 Frequency Divider Output .....	105
6.3.8 Clock Controller Registers Map.....	106
6.3.9 Clock Controller Registers Description .....	106
6.4 General Purpose I/O .....	127
6.4.1 Overview .....	127
6.4.2 Port 0-4 Controller Registers Map .....	130
6.4.3 Port 0-4 Controller Registers Description .....	134
6.5 I <sup>2</sup> C Serial Interface Controller (Master/Slave) .....	148
6.5.1 Overview .....	148
6.5.2 Features .....	149
6.5.3 Function Description .....	150
6.5.4 I <sup>2</sup> C Protocol Registers .....	154
6.5.5 I <sup>2</sup> C Controller Registers Map.....	157
6.5.6 I <sup>2</sup> C Controller Registers Description .....	159

6.5.7	Modes of Operation	167
6.6	PWM Generator and Capture Timer	173
6.6.1	Overview	173
6.6.2	Features	174
6.6.3	Block Diagram	175
6.6.4	Function Description	179
6.6.5	Controller Registers Map	187
6.6.6	Controller Registers Description	190
6.7	Serial Peripheral Interface (SPI)	214
6.7.1	Overview	214
6.7.2	Features	214
6.7.3	Block Diagram	215
6.7.4	Function Description	216
6.7.5	Timing Diagram	224
6.7.6	Programming Examples	226
6.7.7	Register Map	229
6.7.8	Register Description	230
6.8	Timer Controller	241
6.8.1	Overview	241
6.8.2	Features	241
6.8.3	Block Diagram	242
6.8.4	Function Description	243
6.8.5	Timer Controller Registers Map	247
6.9	Watchdog Timer (WDT)	258
6.9.1	Overview	258
6.9.2	Features	261
6.9.3	WDT Block Diagram	261
6.9.4	WDT Controller Registers Map	262
6.10	UART Interface Controller (UART)	265
6.10.1	Overview	265
6.10.2	Features	268
6.10.3	Block Diagram	269
6.10.4	IrDA Mode	272
6.10.5	LIN (Local Interconnection Network) mode	274
6.10.6	RS-485 function mode	275
6.10.7	Register Map	277
6.10.8	Register Description	279
6.11	Analog-to-Digital Converter (ADC)	304
6.11.1	Overview	304
6.11.2	Features	304
6.11.3	ADC Block Diagram	305
6.11.4	ADC Operation Procedure	306
6.11.5	ADC Controller Registers Map	312
6.11.6	ADC Controller Registers Description	313
6.11.7	Overview	325



6.11.8	Features	325
6.11.9	Block Diagram	326
6.11.10	Functional Description	327
6.11.11	Register Map	328
6.11.12	Register Description	329
6.12	External Bus Interface (EBI)	332
6.12.1	Overview	332
6.12.2	Features	332
6.12.3	EBI Block Diagram	333
6.12.4	Operation Procedure	334
6.12.5	EBI Controller Registers Map	340
6.12.6	EBI Controller Registers Description	340
6.13	Flash Memory Controller (FMC)	343
6.13.1	Overview	343
6.13.2	Features	343
6.13.3	Block Diagram	344
6.13.4	FMC Memory Organization	345
6.13.5	Boot Selection	347
6.13.6	Data Flash	348
6.13.7	In System Program (ISP)	349
6.13.8	FMC Controller Registers Map	352
6.13.9	FMC Controller Registers Description	353
<b>7</b>	<b>USER CONFIGURATION</b>	<b>361</b>
<b>8</b>	<b>TYPICAL APPLICATION CIRCUIT</b>	<b>363</b>
<b>9</b>	<b>ELECTRICAL CHARACTERISTICS</b>	<b>364</b>
9.1	Absolute Maximum Ratings	364
9.2	DC Electrical Characteristics	365
9.3	AC Electrical Characteristics	369
9.3.1	External Crystal	369
9.3.2	External Oscillator	369
9.3.3	Typical Crystal Application Circuits	370
9.3.4	Internal 22.1184 MHz RC Oscillator	371
9.3.5	Internal 10kHz RC Oscillator	371
9.4	Analog Characteristics	372
9.4.1	Specification of 12-bit SARADC	372
9.4.2	Specification of LDO & Power management	373
9.4.3	Specification of Low Voltage Reset	374
9.4.4	Specification of Brown-Out Detector	374
9.4.5	Specification of Power-On Reset (5V)	374
9.4.6	Specification of Temperature Sensor	375
9.4.7	Specification of Comparator	375
9.5	Flash DC Electrical Characteristics	376
<b>10</b>	<b>PACKAGE DIMENSIONS</b>	<b>377</b>

# NuMicro M051™ BN Series Technical Reference Manual



10.1 LQFP-48 (7x7x1.4mm <sup>2</sup> Footprint 2.0mm).....	377
10.2 QFN-33 (5X5 mm <sup>2</sup> , Thickness 0.8mm, Pitch 0.5 mm).....	377
<b>11 REVISION HISTORY .....</b>	<b>379</b>

## LIST OF FIGURES

Figure 6.2.1-1 NuMicro™ M051 Series Block Diagram .....	16
Figure 6.2.1-1 NuMicro™ Naming Rule .....	18
Figure 6.2.1-1 NuMicro™ M051 Series QFN33 Pin Diagram .....	19
Figure 6.2.1-1 NuMicro™ M051 Series LQFP-48 Pin Diagram .....	20
Figure 6.2.1-1 Functional Block Diagram .....	25
Figure 6.2.3-1 NuMicro M051™ Series Power Architecture Diagram .....	28
Figure 6.3.2-1 Clock generator block diagram .....	101
Figure 6.3.3-1 System Clock Block Diagram .....	102
Figure 6.3.3-2 SysTick clock Control Block Diagram .....	102
Figure 6.3.4-1 AHB Clock Source for HCLK .....	103
Figure 6.3.5-1 Peripherals Clock Source Select for PCLK .....	104
Figure 6.3.7-1 Clock Source of Frequency Divider .....	105
Figure 6.3.7-2 Block Diagram of Frequency Divider .....	106
Figure 6.4.1-1 Push-Pull Output .....	128
Figure 6.4.1-2 Open-Drain Output .....	129
Figure 6.4.1-3 Quasi-bidirectional I/O Mode .....	129
Figure 6.5.1-1 I <sup>2</sup> C Bus Timing .....	148
Figure 6.5.3-1 I <sup>2</sup> C Protocol .....	150
Figure 6.5.3-2 Master Transmits Data to Slave .....	150
Figure 6.5.3-3 Master Reads Data from Slave .....	151
Figure 6.5.3-4 START and STOP condition .....	151
Figure 6.5.3-5 Bit Transfer on the I <sup>2</sup> C bus .....	153
Figure 6.5.3-6 Acknowledge on the I <sup>2</sup> C bus .....	153
Figure 6.5.4-1 I <sup>2</sup> C Data Shifting Direction .....	155
Figure 6.5.4-2: I <sup>2</sup> C Time-out Count Block Diagram .....	157
Figure 6.5.7-1 Legend for the following five figures .....	167
Figure 6.5.7-2 Master Transmitter Mode .....	168
Figure 6.5.7-3 Master Receiver Mode .....	169
Figure 6.5.7-4 Slave Receiver Mode .....	170
Figure 6.5.7-5 Slave Transmitter Mode .....	171
Figure 6.5.7-6 GC Mode .....	172
Figure 6.6.3-1 PWM Generator 0 Clock Source Control .....	175
Figure 6.6.3-2 PWM Generator 0 Architecture Diagram .....	175

Figure 6.6.3-3 PWM Generator 2 Clock Source Control.....	176
Figure 6.6.3-4 PWM Generator 2 Architecture Diagram.....	176
Figure 6.6.3-5 PWM Generator 4 Clock Source Control.....	177
Figure 6.6.3-6 PWM Generator 4 Architecture Diagram.....	177
Figure 6.6.3-7 PWM Generator 6 Clock Source Control.....	178
Figure 6.6.3-8 PWM Generator 6 Architecture Diagram.....	178
Figure 6.6.4-1 Legend of Internal Comparator Output of PWM-Timer .....	179
Figure 6.6.4-2 PWM-Timer Operation Timing.....	180
Figure 6.6.4-3 PWM Double Buffering Illustration.....	181
Figure 6.6.4-4 PWM Controller Output Duty Ratio.....	181
Figure 6.6.4-5 Paired-PWM Output with Dead Zone Generation Operation .....	182
Figure 6.6.4-6 Capture Operation Timing .....	183
Figure 6.6.4-7 PWM Group A PWM-Timer Interrupt Architecture Diagram.....	184
Figure 6.6.4-8 PWM Group B PWM-Timer Interrupt Architecture Diagram.....	184
Figure 6.7.3-1 SPI Block Diagram.....	215
Figure 6.7.4-1 SPI Master Mode Application Block Diagram.....	216
Figure 6.7.4-2 SPI Slave Mode Application Block Diagram.....	216
Figure 6.7.4-3 Variable Serial Clock Frequency .....	218
Figure 6.7.4-4 32-Bit in one Transaction.....	219
Figure 6.7.4-5 Two Transactions in One Transfer (Burst Mode) .....	219
Figure 6.7.4-6 Byte Reorder.....	221
Figure 6.7.4-7 Timing Waveform for Byte Suspend.....	222
Figure 6.7.5-1 SPI Timing in Master Mode .....	224
Figure 6.7.5-2 SPI Timing in Master Mode (Alternate Phase of SPICLK) .....	225
Figure 6.7.5-3 SPI Timing in Slave Mode .....	225
Figure 6.7.5-4 SPI Timing in Slave Mode (Alternate Phase of SPICLK) .....	226
Figure 6.8.3-1 Timer Controller Block Diagram .....	242
Figure 6.8.3-2 Clock Source of Timer Controller .....	242
Figure 6.8.4-1 Continuous Counting Mode .....	245
Figure 6.9.1-1 Timing of Interrupt and Reset Signal.....	260
Figure 6.9.3-1 Watchdog Timer Clock Control.....	261
Figure 6.9.3-2 Watchdog Timer Block Diagram.....	261
Figure 6.10.3-1 UART Clock Control Diagram.....	269
Figure 6.10.3-2 UART Block Diagram.....	269

Figure 6.10.3-3 Auto Flow Control Block Diagram.....	271
Figure 6.10.4-1 IrDA Block Diagram .....	272
Figure 6.10.4-2 IrDA TX/RX Timing Diagram.....	273
Figure 6.10.5-1 Structure of LIN Frame .....	274
Figure 6.10.6-1 Structure of RS-485 Frame.....	276
Figure 6.11.3-1 ADC Controller Block Diagram .....	305
Figure 6.11.4-2 ADC Clock Control.....	306
Figure 6.11.4-3 Single Mode Conversion Timing Diagram .....	307
Figure 6.11.4-4 Single-Cycle Scan on Enabled Channels Timing Diagram .....	309
Figure 6.11.4-5 Continuous Scan on Enabled Channels Timing Diagram .....	310
Figure 6.11.4-6 A/D Conversion Result Monitor Logics Diagram .....	311
Figure 6.11.4-7 A/D Controller Interrupt.....	311
Figure 6.11.6-1 ADC single-end input conversion voltage and conversion result mapping diagram .....	314
Figure 6.11.6-2 ADC differential input conversion voltage and conversion result mapping diagram .....	315
Figure 6.12.3-1 Analog Comparator Block Diagram .....	326
Figure 6.12.4-1 Comparator Controller Interrupt Sources .....	327
Figure 6.13.3-1 EBI Block Diagram.....	333
Figure 6.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device .....	334
Figure 6.13.4-2 Connection of 8-bit EBI Data Width with 8-bit Device .....	335
Figure 6.13.4-3 Timing Control Waveform for 16bit Data Width.....	337
Figure 6.13.4-4 Timing Control Waveform for 8bit Data Width .....	338
Figure 6.13.4-5 Timing Control Waveform for Insert Idle Cycle.....	339
Figure 6.14.3-1 Flash Memory Control Block Diagram .....	344
Figure 6.14.4-1 Flash Memory Organization.....	346
Figure 6.14.5-1 Boot Select (BS) for power-on action .....	347
Figure 6.14.6-1 Flash Memory Structure .....	348
Figure 6.14.7-1 ISPGo Timing Diagram.....	350
Figure 6.14.7-2 ISP Software Programming Flow .....	350
Figure 9.3.3-1 Typical Crystal Application Circuit .....	370





## LIST OF TABLES

Table 5.1-1 NuMicro™ M051 Series Product Selection Guide.....	17
Table 5.3-1 NuMicro™ M051 Series Pin Description .....	24
Table 6.2-1 Address Space Assignments for On-Chip Modules.....	30
Table 6.2-2 System Interrupt Map.....	67
Table 6.2-3 Exception Model .....	67
Table 6.2-4 Vector Table Format .....	68
Table 6.3-1 Power Down Mode Control Table .....	109
Table 6.5-1 I <sup>2</sup> C Status Code Description Table. ....	156
Table 6.7-1 Byte Order and Byte Suspend Conditions .....	222
Table 6.9-1 Watchdog Timeout Interval Selection .....	259
Table 6.10-1 UART Baud Rate Equation .....	265
Table 6.10-2 UART Baud Rate Setting Table .....	266
Table 6.10-3 UART Interrupt Sources and Flags Table In Software Mode .....	296
Table 6.10-4 Baud rate equation table.....	299
Table 6.14-1 Memory Address Map .....	345
Table 6.14-2 ISP Mode .....	351



## 1 GENERAL DESCRIPTION

The NuMicro M051™ series is a 32-bit microcontroller with embedded ARM® Cortex™-M0 core for industrial control and applications which need rich communication interfaces. The Cortex™-M0 is the newest ARM embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller. The NuMicro M051™ series includes M052, M054, M058 and M0516 families.

The NuMicro M051™ series can run up to 50 MHz. Thus it can afford to support a variety of industrial control and applications which need high CPU performance. The NuMicro M051™ series has 8K/16K/32K/64K-byte embedded flash, 4K-byte data flash, 4K-byte flash for the ISP, and 4K-byte embedded SRAM.

Many system level peripheral functions, such as I/O Port, EBI (External Bus Interface), Timer, UART, SPI, I<sup>2</sup>C, PWM, ADC, Watchdog Timer, Analog Comparator and Brown-Out Detector, have been incorporated into the NuMicro M051™ series in order to reduce component count, board space and system cost. These useful functions make the NuMicro M051™ series powerful for a wide range of applications.

Additionally, the NuMicro M051™ series is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, which allow the user to update the program memory without removing the chip from the actual end product.

## 2 FEATURES

- Core
  - ARM® Cortex™ -M0 core runs up to 50 MHz.
  - One 24-bit system timer.
  - Supports low power sleep-mode.
  - A single-cycle 32-bit hardware multiplier.
  - NVIC for the 32 interrupt inputs, each with 4-levels of priority.
  - Supports Serial Wire Debug (SWD) interface and 2 watchpoints/4 breakpoints.
- Built-in LDO for Wide Operating Voltage Range: 2.5V to 5.5V
- Memory
  - 8KB/16KB/32KB/64KB Flash memory for program memory (APROM)
  - 4KB Flash memory for data memory (DataFlash)
  - 4KB Flash memory for loader (LDROM)
  - 4KB SRAM for internal scratch-pad RAM (SRAM)
- Clock Control
  - Programmable system clock source
  - 4~24 MHz external crystal input
  - 22.1184 MHz internal oscillator (trimmed to 3% accuracy)
  - 10 kHz low-power oscillator for Watchdog Timer and wake-up in sleep mode
  - PLL allows CPU operation up to the maximum 50MHz
- I/O Port
  - Up to 40 general-purpose I/O (GPIO) pins for LQFP-48 package
  - Four I/O modes:
    - ◆ Quasi bi-direction
    - ◆ Push-Pull output



- ◆ Open-Drain output
- ◆ Input only with high impedance
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- Supports high driver and high sink IO mode
- Timer
  - Provides four channel 32-bit timers, one 8-bit pre-scale counter with 24-bit up-timer for each timer.
  - Independent clock source for each timer.
  - 24-bit timer value is readable through TDR (Timer Data Register)
  - Provides one-shot, periodic and toggle operation modes.
  - Provide event counter function.
  - Provide external capture/reset counter function equivalent to 8051 Timer2.
- Watchdog Timer
  - Multiple clock sources
  - Supports wake up from power down or sleep mode
  - Interrupt or reset selectable on watchdog time-out
- PWM
  - Built-in up to four 16-bit PWM generators; providing eight PWM outputs or four complementary paired PWM outputs
  - Individual clock source, clock divider, 8-bit pre-scalar and dead-zone generator for each PWM generator
  - PWM interrupt synchronized to PWM period
  - 16-bit digital Capture timers (shared with PWM timers) with rising/falling capture inputs
  - Supports capture interrupt
- UART
  - Up to two sets of UART device



- Programmable baud-rate generator
- Buffered receiver and transmitter, each with 15 bytes FIFO
- Optional flow control function (CTS and RTS)
- Supports IrDA(SIR) function
- Supports RS485 function
- Supports LIN function
- SPI
  - Up to two sets of SPI device.
  - Supports master/slave mode
  - Full duplex synchronous serial data transfer
  - Provide 3 wire function
  - Variable length of transfer data from 1 to 32 bits
  - MSB or LSB first data transfer
  - Rx latching data can be either at rising edge or at falling edge of serial clock
  - Tx sending data can be either at rising edge or at falling edge of serial clock
  - Supports Byte suspend mode in 32-bit transmission
- I<sup>2</sup>C
  - Supports master/slave mode
  - Bidirectional data transfer between masters and slaves
  - Multi-master bus (no central master).
  - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
  - Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
  - Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
  - Programmable clocks allow versatile rate control.



- Supports multiple address recognition (four slave address with mask option)
- ADC
  - 12-bit SAR ADC with 760k SPS
  - Up to 8-ch single-ended input or 4-ch differential input
  - Supports single mode/burst mode/single-cycle scan mode/continuous scan mode
  - Supports 2' complement/un-signed format in differential mode conversion result
  - Each channel with an individual result register
  - Supports conversion value monitoring (or comparison) for threshold voltage detection
  - Conversion can be started either by software trigger or external pin trigger
- Analog Comparator
  - Up to 2 comparator analog modules
  - External input or internal band gap voltage selectable at negative node
  - Interrupt when compare result change
  - Power down wake up
- EBI (External Bus Interface) for external memory-mapped device access
  - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
  - Supports 8-bit/16-bit data width
  - Supports byte-write in 16-bit data width
- In-System Programming (ISP) and In-Circuit Programming (ICP)
- One built-in temperature sensor with 1°C resolution
- Brown-Out Detector
  - With 4 levels: 4.3V/3.7V/2.7V/2.2V
  - Supports Brown-Out interrupt and reset option
- 96-bit unique ID
- LVR (Low Voltage Reset)
  - Threshold voltage levels: 2.0V



- Operating Temperature: -40°C ~85°C
- Packages:
  - Green package (RoHS)
  - 48-pin LQFP, 33-pin QFN

## 3 BLOCK DIAGRAM




Figure 6.2.1-1 NuMicro™ M051 Series Block Diagram



## ARM Cortex™ -M0

### 32-BIT MICROCONTROLLER

#### 4 SELECTION TABLE

NuMicro M051™ Series Selection Guide

Part number	APROM	RAM	Data Flash	LDROM	I/O	Timer	Connectivity			COMP	PWM	ADC	EBI	ISP ICP	Package
							UART	SPI	I2C						
M052LBN	8KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	2	8	8X12-bit	v	v	LQFP48
M052ZBN	8KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	2	5	8X12-bit		v	QFN33
M054LBN	16KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	2	8	8X12-bit	v	v	LQFP48
M054ZBN	16KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	2	5	8X12-bit		v	QFN33
M058LBN	32KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	2	8	8x12-bit	v	v	LQFP48
M058ZBN	32KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	2	5	8x12-bit		v	QFN33
M0516LBN	64KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	2	8	8X12-bit	v	v	LQFP48
M0516ZBN	64KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	2	5	8X12-bit		v	QFN33

Table 5.1-1 NuMicro™ M051 Series Product Selection Guide

ARM Cortex™ -M0

32-BIT MICROCONTROLLER




Figure 6.2.1-1 NuMicro™ Naming Rule



## 5 PIN CONFIGURATION

### 5.1 QFN 33 pin




Figure 6.2.1-1 NuMicro™ M051 Series QFN33 Pin Diagram



## 5.2 LQFP 48 pin




Figure 6.2.1-1 NuMicro™ M051 Series LQFP-48 Pin Diagram



## 5.3 Pin Description

Pin number		Symbol	Alternate Function			Type <sup>[1]</sup>	Description
QFN33	LQFP48		1	2	3		
11	16	XTAL1				I (ST)	<b>CRYSTAL1:</b> This is the input pin to the internal inverting amplifier. The system clock is from external crystal or resonator when FOSC[1:0] (CONFIG3[1:0]) are both logic 1 by default.
10	15	XTAL2				O	<b>CRYSTAL2:</b> This is the output pin from the internal inverting amplifier. It emits the inverted signal of XTAL1.
27	41	V <sub>DD</sub>				P	<b>POWER SUPPLY:</b> Power supply to I/O ports and LDO source for internal PLL and digital circuit.
12	17	V <sub>SS</sub>				P	<b>GROUND: Digital</b> Ground potential.
33							
28	42	AV <sub>DD</sub>				P	<b>POWER SUPPLY:</b> Power supply to internal analog circuit.
4	6	AV <sub>SS</sub>				P	<b>GROUND: Analog</b> Ground potential.
13	18	LDO_CAP				P	<b>LDO:</b> LDO output pin <b>Note: It needs to be connected with a 1uF capacitor.</b>
2	4	$\overline{\text{RST}}$				I (ST)	<b>RESET:</b> /RST pin is a Schmitt trigger input pin for hardware device reset. A "Low" on this pin for 768 clock counter of Internal RC 22M while the system clock is running will reset the device. /RST pin has an internal pull-up resistor allowing power-on reset by simply connecting an external capacitor to GND.
26	40	P0.0	CTS1	AD0	TXD1 <sup>[2]</sup>	D, I/O	<b>PORT0:</b> Port 0 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for CTS1, RTS1, CTS0, RTS0, SPISS1, MOSI_1, MISO_1, and SPICLK1. P0 has an alternative function as AD[7:0] while external memory accessing. During the external memory access, P0 will output high will be internal strong pulled-up rather than weak pull-up in order to drive out high byte address for external devices.
25	39	P0.1	RTS1	AD1	RXD1 <sup>[2]</sup>		
NC	38	P0.2	CTS0	AD2	TXD <sup>[2]</sup>		
NC	37	P0.3	RTS0	AD3	RXD <sup>[2]</sup>		

# NuMicro M051™ BN Series Technical Reference Manual



Pin number		Symbol	Alternate Function			Type <sup>(1)</sup>	Description
QFN33	LQFP48		1	2	3		
24	35	P0.4	SPISS1	AD4		D, I/O	used. CTS0/1: Clear to Send input pin for UART0/1
23	34	P0.5	MOSI_1	AD5		D, I/O	RTS0/1: Request to Send output pin for UART0/1  The RXD/TXD pins are for UART0 function used.
22	33	P0.6	MISO_1	AD6		D, I/O	The RXD1/TXD1 pins are for UART1 function used.
21	32	P0.7	SPICLK1	AD7		D, I/O	
29	43	P1.0	T2	AIN0	$\overline{\text{WRL}}$	I/O	<b>PORT1:</b> Port 1 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for T2, T3, RXD1, TXD1, SPISS0, MOSI_0, MISO_0, and SPICLK0.
NC	44	P1.1	T3	AIN1	$\overline{\text{WRH}}$	I/O	These pins which are SPISS0, MOSI_0, MISO_0, and SCLK0 for the SPI function used.
30	45	P1.2	RXD1 <sup>[3]</sup>	AIN2		I/O	These pins which are AIN0–AIN7 for the 12 bits ADC function used.
31	46	P1.3	TXD1 <sup>[3]</sup>	AIN3		I/O	The RXD1/TXD1 pins are for UART1 function used.
32	47	P1.4	SPISS0	AIN4	CPN0	I/O	The $\overline{\text{WRL}}$ / $\overline{\text{WRH}}$ pins are for low/high byte write enable output in 16-bit data width of EBI.
1	1	P1.5	MOSI_0	AIN5	CPP0	I/O	The CPN0/CPN0 pins are for Comparator0 negative/positive inputs.
NC	2	P1.6	MISO_0	AIN6		I/O	The T2/T3 pins are for Timer2/3 external even counter input.
NC	3	P1.7	SPICLK0	AIN7		I/O	
NC	19	P2.0	PWM0 <sup>[2]</sup>	AD8		D, I/O	<b>PORT2:</b> Port 2 is an 8-bit four mode output pin and two mode input. It has an alternative function
NC	20	P2.1	PWM1 <sup>[2]</sup>	AD9		D, I/O	P2 has an alternative function as AD[15:8] while external memory accessing. During the external memory access, P2 will output high will be internal strong pulled-up rather than weak pull-up in order to drive out high byte address for external devices.
14	21	P2.2	PWM2 <sup>[2]</sup>	AD10		D, I/O	
15	22	P2.3	PWM3 <sup>[2]</sup>	AD11		D, I/O	These pins which are PWM0–PWM7 for the PWM function used in the LQFP48 package.  The CPO1 pin is the output of Comparator1.
16	23	P2.4	PWM4 <sup>[2]</sup>	AD12		D, I/O	
17	25	P2.5	PWM5 <sup>[2]</sup>	AD13		D,	

# NuMicro M051™ BN Series Technical Reference Manual



Pin number		Symbol	Alternate Function			Type <sup>(1)</sup>	Description
QFN33	LQFP48		1	2	3		
						I/O	
18	26	P2.6	PWM6 <sup>[2]</sup>	AD14	CPO1	D, I/O	
NC	27	P2.7	PWM7 <sup>[2]</sup>	AD15		D, I/O	
3	5	P3.0	RXD <sup>[2]</sup>		CPN1	I/O	<p><b>PORT3:</b> Port 3 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for RXD, TXD, <math>\overline{\text{INT0}}</math>, <math>\overline{\text{INT1}}</math>, T0, T1, <math>\overline{\text{WR}}</math>, and <math>\overline{\text{RD}}</math>.</p> <p>The RXD/TXD pins are for UART0 function used.</p> <p>The SDA/SCK pins are for I<sup>2</sup>C function used.</p> <p>MCLK: EBI clock output pin.</p> <p>CKO: HCLK clock output</p> <p>The STADC pin is for ADC external trigger input.</p> <p>The CPN1/CPP1 pins are for Comparator1 negative/positive inputs.</p> <p>The CPO0 pin is the output of Comparator0.</p> <p>The T0/T1 pins are for Timer0/1 external even counter input.</p> <p>The T0EX/T1EX pins are for external capture/reset trigger input of Timer0/1.</p>
5	7	P3.1	TXD <sup>[2]</sup>		CPP1	I/O	
6	8	P3.2	$\overline{\text{INT0}}$	STADC	T0EX	I/O	
NC	9	P3.3	$\overline{\text{INT1}}$	MCLK	T1EX	I/O	
7	10	P3.4	T0	SDA		I/O	
8	11	P3.5	T1	SCL		I/O	
9	13	P3.6	$\overline{\text{WR}}$	CKO	CPO0	I/O	
NC	14	P3.7	$\overline{\text{RD}}$			I/O	
NC	24	P4.0	PWM0 <sup>[2]</sup>		T2EX	I/O	
NC	36	P4.1	PWM1 <sup>[2]</sup>		T3EX	I/O	
NC	48	P4.2	PWM2 <sup>[2]</sup>			I/O	
NC	12	P4.3	PWM3 <sup>[2]</sup>			I/O	
NC	28	P4.4	$\overline{\text{CS}}$			I/O	
NC	29	P4.5	ALE			I/O	
19	30	P4.6	ICE_CLK			I/O	

# NuMicro M051™ BN Series Technical Reference Manual



Pin number		Symbol	Alternate Function			Type <sup>[1]</sup>	Description
QFN33	LQFP48		1	2	3		
20	31	P4.7	ICE_DAT			I/O	

Table 5.3-1 NuMicro™ M051 Series Pin Description

**[1]** I/O type description. I: input, O: output, I/O: quasi bi-direction, D: open-drain, P: power pins, ST: Schmitt trigger.

**[2]** The pins features which are set by S/W. Only one-set pin can be used while S/W to set it.



## 6 FUNCTIONAL DESCRIPTION

### 6.1 ARM® Cortex™-M0 Core

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex-M profile processor. The profile supports two modes -Thread and Handler modes. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return. Figure 6.2.1-1 shows the functional controller of processor.




Figure 6.2.1-1 Functional Block Diagram

The implemented device provides:

#### A low gate count processor the features:

- The ARMv6-M Thumb® instruction set.
- Thumb-2 technology.
- ARMv6-M compliant 24-bit SysTick timer.
- A 32-bit hardware multiplier.
- The system interface supports little-endian data accesses.
- The ability to have deterministic, fixed-latency, interrupt handling.
- Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling.



- C Application Binary Interface compliant exception model.  
This is the ARMv6-M, C Application Binary Interface(C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers.
- Low power sleep-mode entry using Wait For Interrupt (WFI), Wait For Event(WFE) instructions, or the return from interrupt sleep-on-exit feature.

#### **NVIC features:**

- 32 external interrupt inputs, each with four levels of priority.
- Dedicated non-Maskable Interrupt (NMI) input.
- Support for both level-sensitive and pulse-sensitive interrupt lines
- Wake-up Interrupt Controller (WIC), supports ultra-low power sleep mode.

#### **Debug support:**

- Four hardware breakpoints.
- Two watchpoints.
- Program Counter Sampling Register (PCSR) for non-intrusive code profiling.
- Single step and vector catch capabilities.

#### **Bus interfaces:**

- Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory.
- Single 32-bit slave port that supports the DAP (Debug Access Port).

## 6.2 System Manager

### 6.2.1 Overview

The following functions are included in system manager section

- System Resets
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip module reset , multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

### 6.2.2 System Reset

The system reset includes one of the list below event occurs. For these reset event flags can be read by RSTSRC register.

- The Power-On Reset (POR)
- The low level on the /RESET pin
- Watchdog Time Out Reset (WDT)
- Low Voltage Reset (LVR)
- Brown-Out Detected Reset (BOD)
- CPU Reset
- Software one shot Reset

## 6.2.3 System Power Architecture

In this device, the power architecture is divided into three segments.

- Analog power from  $AV_{DD}$  and  $AV_{SS}$  provides the power for analog module operation.
- Digital power from  $V_{DD}$  and  $V_{SS}$  supplies the power to the internal regulator which provides a fixed 1.8V power for digital operation and I/O pins.

The outputs of internal voltage regulator, which is LDO, require an external capacitor which should be located close to the corresponding pin. The Figure 6.2.3-1 shows the power architecture of this device.




Figure 6.2.3-1 NuMicro M051™ Series Power Architecture Diagram



## 6.2.4 Whole System Memory Map

NuMicro M051™ series provides a 4G-byte address space. The memory locations assigned to each on-chip modules are shown in Table 6.2-1. The detailed register memory addressing and programming will be described in the following sections for individual on-chip peripherals. NuMicro M051™ series only supports little-endian data format.


Address Space	Token	Modules
<b>Flash &amp; SRAM Memory Space</b>		
0x0000_0000 – 0x0000_FFFF	FLASH_BA	FLASH Memory Space (64KB)
0x2000_0000 – 0x2000_0FFF	SRAM_BA	SRAM Memory Space (4KB)
<b>EBI Space (0x6000_0000 ~ 0x6001_FFFF)</b>		
0x6000_0000 – 0x6001_FFFF	EBI_BA	External Memory Space (128KB)
<b>AHB Modules Space (0x5000_0000 – 0x501F_FFFF)</b>		
0x5000_0000 – 0x5000_01FF	GCR_BA	System Global Control Registers
0x5000_0200 – 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 – 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 – 0x5000_7FFF	GPIO_BA	GPIO (P0~P4) Control Registers
0x5000_C000 – 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_0000 – 0x5001_03FF	EBI_CTL_BA	EBI Control Registers (128KB)
<b>APB Modules Space (0x4000_0000 ~ 0x400F_FFFF)</b>		
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watch-Dog Timer Control Registers
0x4001_0000 – 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4002_0000 – 0x4002_3FFF	I2C_BA	I <sup>2</sup> C Interface Control Registers
0x4003_0000 – 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers
0x4003_4000 – 0x4003_7FFF	SPI1_BA	SPI1 with master/slave function Control Registers
0x4004_0000 – 0x4004_3FFF	PWMA_BA	PWM0/1/2/3 Control Registers
0x4005_0000 – 0x4005_3FFF	UART0_BA	UART0 Control Registers
0x400D_0000 – 0x400D_3FFF	ACMP_BA	Analog Comparator Control Registers



Address Space	Token	Modules
0x400E_0000 – 0x400E_FFFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers
0x4011_0000 – 0x4011_3FFF	TMR23_BA	Timer2/Timer3 Control Registers
0x4014_0000 – 0x4014_3FFF	PWMB_BA	PWM4/5/6/7 Control Registers
0x4015_0000 – 0x4015_3FFF	UART1_BA	UART1 Control Registers
<b>System Control Space (0xE000_E000 ~ 0xE000_EFFF)</b>		
0xE000_E010 – 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 – 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers
0xE000_ED00 – 0xE000_ED8F	SCS_BA	System Control Registers

Table 6.2-1 Address Space Assignments for On-Chip Modules

## 6.2.5 Whole System Memory Mapping Table



## 6.2.6 System Manager Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
----------	--------	-----	-------------	-------------



GCR_BA = 0x5000_0000				
PDID	GCR_BA+0x00	R	Part Device Identification number Register	0x1000_5200
RSTSRC	GCR_BA+0x04	R/W	System Reset Source Register	0x0000_00XX
IPRSTC1	GCR_BA+0x08	R/W	Peripheral Reset Control Resister1	0x0000_0000
IPRSTC2	GCR_BA+0x0C	R/W	Peripheral Reset Control Resister2	0x0000_0000
BODCR	GCR_BA+0x18	R/W	Brown-Out Detector Control Register	0x0000_008X
TEMPCR	GCR_BA+0x1C	R/W	Temperature Sensor Control Register	0x0000_0000
PORCR	GCR_BA+0x24	R/W	Power-On-Reset Controller Register	0x0000_00XX
P0_MFP	GCR_BA+0x30	R/W	P0 multiple function and input type control register	0x0000_0000
P1_MFP	GCR_BA+0x34	R/W	P1 multiple function and input type control register	0x0000_0000
P2_MFP	GCR_BA+0x38	R/W	P2 multiple function and input type control register	0x0000_0000
P3_MFP	GCR_BA+0x3C	R/W	P3 multiple function and input type control register	0x0000_0000
P4_MFP	GCR_BA+0x40	R/W	P4 multiple function and input type control register	0x0000_00C0
REGWRPROT	GCR_BA+0x100	R/W	Register Write-Protection Control Register	0x0000_0000





## Part Device ID Code Register (PDID)

Register	Offset	R/W	Description	Reset Value
PDID	GCR_BA+0x00	R	Part Device Identification number Register	0x1000_5200 <sup>[1]</sup>

[1] Every part number has a unique default reset value.

31	30	29	28	27	26	25	24
PDID [31:24]							
23	22	21	20	19	18	17	16
PDID [23:16]							
15	14	13	12	11	10	9	8
PDID [15:8]							
7	6	5	4	3	2	1	0
PDID [7:0]							

Bits	Descriptions	
[31:0]	PDID	<b>Part Device Identification Number</b> This register reflects device part number code. S/W can read this register to identify which device is used. For example, M052LBN PDID code is 0x1000_5200.

NuMicro M051™ series	Part Device Identification Number
M052LBN	0x10005200
M054LBN	0x10005400
M058LBN	0x10005800
M0516LBN	0x10005A00
M052ZBN	0x10005203
M054ZBN	0x10005403
M058ZBN	0x10005803
M0516ZBN	0x10005A03



## System Reset Source Register (RSTSRC)

This register provides specific information for software to identify this chip's reset source from last operation.

Register	Offset	R/W	Description	Reset Value
RSTSRC	GCR_BA+0x04	R/W	System Reset Source Register	0x0000_00XX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
RSTS_CPU	Reserved	RSTS_MCU	RSTS_BOD	RSTS_LVR	RSTS_WDT	RSTS_RES ET	RSTS_POR

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7]	RSTS_CPU	<p>The RSTS_CPU flag is set by hardware if software writes CPU_RST (IPRSTC1[1]) 1 to reset Cortex-M0 CPU kernel and Flash memory controller (FMC).</p> <p>1 = The Cortex-M0 CPU kernel and FMC are reset by software setting CPU_RST to 1. 0 = No reset from CPU</p> <p>Software can write 1 to clear this bit to zero.</p>
[6]	Reserved	Reserved
[5]	RSTS_MCU	<p>The RSTS_MCU flag is set by the "reset signal" from the MCU Cortex_M0 kernel to indicate the previous reset source.</p> <p>1= The MCU Cortex_M0 had issued the reset signal to reset the system by software writing 1 to bit SYSRESTREQ(AIRCR[2], Application Interrupt and Reset Control Register) in system control registers of Cortex_M0 kernel.</p> <p>0= No reset from MCU</p> <p>This bit is cleared by writing 1 to itself.</p>



Bits	Descriptions	
[4]	<b>RSTS_BOD</b>	<p>The RSTS_BOD flag is set by the “reset signal” from the Brown-Out Detector to indicate the previous reset source.</p> <p>1= The Brown-Out Detector module had issued the reset signal to reset the system.</p> <p>0= No reset from BOD</p> <p>Software can write 1 to clear this bit to zero.</p>
[3]	<b>RSTS_LVR</b>	<p>The RSTS_LVR flag is set by the “reset signal” from the Low-Voltage-Reset controller to indicate the previous reset source.</p> <p>1= The LVR module had issued the reset signal to reset the system.</p> <p>0= No reset from LVR</p> <p>Software can write 1 to clear this bit to zero.</p>
[2]	<b>RSTS_WDT</b>	<p>The RSTS_WDT flag is set by the “reset signal” from the Watchdog timer to indicate the previous reset source.</p> <p>1= The Watchdog timer had issued the reset signal to reset the system.</p> <p>0= No reset from Watchdog timer</p> <p>Software can write 1 to clear this bit to zero.</p>
[1]	<b>RSTS_RESET</b>	<p>The RSTS_RESET flag is set by the “reset signal” from the /RESET pin to indicate the previous reset source.</p> <p>1= The Pin /RESET had issued the reset signal to reset the system.</p> <p>0= No reset from Pin /RESET</p> <p>Software can write 1 to clear this bit to zero.</p>
[0]	<b>RSTS_POR</b>	<p>The RSTS_POR flag is set by the “reset signal”, which is from the Power-On Reset (POR) module or bit CHIP_RST (IPRSTC1[0]) is set, to indicate the previous reset source.</p> <p>1= The Power-On-Reset (POR) or CHIP_RST had issued the reset signal to reset the system.</p> <p>0= No reset from POR or CHIP_RST</p> <p>Software can write 1 to clear this bit to zero.</p>



## Peripheral Reset Control Register1 (IPRSTC1)

Register	Offset	R/W	Description	Reset Value
IPRSTC1	GCR_BA+0x08	R/W	Peripheral Reset Control Register 1	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				EBI_RST	Reserved	CPU_RST	CHIP_RST

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	EBI_RST	<p><b>EBI Controller Reset (write-protected)</b></p> <p>Set these bit "1" will generate a reset signal to the EBI. User need to set this bit to "0" to release from the reset state</p> <p>0 = EBI controller normal operation 1 = EBI controller reset</p>
[2]	Reserved	Reserved
[1]	CPU_RST	<p><b>CPU kernel one shot reset (write-protected)</b></p> <p>Set this bit will reset the Cortex-M0 CPU kernel and Flash memory controller (FMC). This bit will automatically return to "0" after the 2 clock cycles</p> <p>0= Normal 1= Reset CPU</p>
[0]	CHIP_RST	<p><b>CHIP one shot reset (write-protected)</b></p> <p>Set this bit will reset the CHIP, including CPU kernel and all peripherals, and this bit will automatically return to "0" after the 2 clock cycles.</p> <p>The CHIP_RST is same as the POR reset , all the chip module is reset and the chip setting from flash are also reload</p> <p>0= Normal 1= Reset CHIP</p>



## Peripheral Reset Control Register2 (IPRSTC2)

Set these bit “1” will generate asynchronous reset signal to the correspond IP. User need to set bit to “0” to release IP from the reset state

Register	Offset	R/W	Description	Reset Value
IPRSTC2	GCR_BA+0x0C	R/W	Peripheral Reset Control Register 2	0x0000_0000

31	30	29	28	27	26	25	24
Reserved			ADC_RST	Reserved			
23	22	21	20	19	18	17	16
Reserved	ACMP_RST	PWM47_RST	PWM03_RST	Reserved		UART1_RST	UART0_RST
15	14	13	12	11	10	9	8
Reserved		SPI1_RST	SPI0_RST	Reserved			I2C_RST
7	6	5	4	3	2	1	0
Reserved		TMR3_RST	TMR2_RST	TMR1_RST	TMR0_RST	GPIO_RST	Reserved

Bits	Descriptions	
[31:29]	Reserved	Reserved
[28]	ADC_RST	<b>ADC Controller Reset</b> 0= ADC controller normal operation 1= ADC controller reset
[27:22]	Reserved	Reserved
[22]	ACMP_RST	<b>Analog Comparator Controller Reset</b> 1 = Analog Comparator controller reset 0 = Analog Comparator controller normal operation
[21]	PWM47_RST	<b>PWM4~7 controller Reset</b> 0= PWM4~7 controller normal operation 1= PWM4~7 controller reset
[20]	PWM03_RST	<b>PWM0~3 controller Reset</b> 0= PWM0~3 controller normal operation 1= PWM0~3 controller reset



Bits	Descriptions	
[19:18]	<b>Reserved</b>	Reserved
[17]	<b>UART1_RST</b>	<b>UART1 controller Reset</b> 0= UART1 controller normal operation 1= UART1 controller reset
[16]	<b>UART0_RST</b>	<b>UART0 controller Reset</b> 0= UART0 controller normal operation 1= UART0 controller reset
[15:14]	<b>Reserved</b>	Reserved
[13]	<b>SPI1_RST</b>	<b>SPI1 controller Reset</b> 0= SPI1 controller normal operation 1= SPI1 controller reset
[12]	<b>SPI0_RST</b>	<b>SPI0 controller Reset</b> 0= SPI0 controller normal operation 1= SPI0 controller reset
[11:9]	<b>Reserved</b>	Reserved
[8]	<b>I2C_RST</b>	<b>I<sup>2</sup>C controller Reset</b> 0= I <sup>2</sup> C controller normal operation 1= I <sup>2</sup> C controller reset
[7:6]	<b>Reserved</b>	Reserved
[5]	<b>TMR3_RST</b>	<b>Timer3 controller Reset</b> 0= Timer3 controller normal operation 1= Timer3 controller reset
[4]	<b>TMR2_RST</b>	<b>Timer2 controller Reset</b> 0= Timer2 controller normal operation 1= Timer2 controller reset
[3]	<b>TMR1_RST</b>	<b>Timer1 controller Reset</b> 0= Timer1 controller normal operation 1= Timer1 controller reset
[2]	<b>TMR0_RST</b>	<b>Timer0 controller Reset</b> 0= Timer0 controller normal operation 1= Timer0 controller reset



Bits	Descriptions	
[1]	<b>GPIO_RST</b>	<b>GPIO (P0~P4) controller Reset</b> 0= GPIO controller normal operation 1= GPIO controller reset
[0]	<b>Reserved</b>	Reserved



## Brown-Out Detector Control Register (BODCR)

Partial of the BODCR control registers values are initiated by the flash configuration and write-protected.

Register	Offset	R/W	Description	Reset Value
BODCR	GCR_BA+0x18	R/W	Brown-Out Detector Control Register	0x0000_008X

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
LVR_EN	BOD_OUT	BOD_LPM	BOD_INTF	BOD_RSTEN	BOD_VL		BOD_EN

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7]	LVR_EN	<p><b>Low Voltage Reset Enable (write-protected)</b></p> <p>The LVR function reset the chip when the input power voltage is lower than LVR circuit setting. LVR function is enabled in default.</p> <p>1 = Enabled Low Voltage Reset function – After enabling the bit, the LVR function will be active with 100uS delay for LVR output stable. (Default).</p> <p>0 = Disabled Low Voltage Reset function</p>
[6]	BOD_OUT	<p><b>Brown-Out Detector output status</b></p> <p>1 = Brown-Out Detector output status is 1. It means the detected voltage is lower than BOD_VL setting. If the BOD_EN is 0, BOD function disabled , this bit always responds 0</p> <p>0 = Brown-Out Detector output status is 0. It means the detected voltage is higher than BOD_VL setting or BOD_EN is 0</p>
[5]	BOD_LPM	<p><b>Brown-Out Detector Low power Mode (write-protected)</b></p> <p>1= Enable the BOD low power mode</p> <p>0= BOD operate in normal mode <b>(default)</b></p> <p>The BOD consumes about 100uA in normal mode, the low power mode can reduce the</p>





Bits	Descriptions																	
		current to about 1/10 but slow the BOD response.																
[4]	<b>BOD_INTF</b>	<p><b>Brown-Out Detector Interrupt Flag</b></p> <p>1 = When Brown-Out Detector detects the <math>V_{DD}</math> is dropped down through the voltage of BOD_VL setting or the <math>V_{DD}</math> is raised up through the voltage of BOD_VL setting, this bit is set to 1 and the Brown-Out interrupt is requested if Brown-Out interrupt is enabled.</p> <p>0 = Brown-Out Detector does not detect any voltage draft at <math>V_{DD}</math> down through or up through the voltage of BOD_VL setting.</p> <p>Software can write 1 to clear this bit to zero.</p>																
[3]	<b>BOD_RSTEN</b>	<p><b>Brown-Out Reset Enable (write-protected)</b></p> <p>1 = Enable the Brown-Out "RESET" function</p> <p>While the Brown-Out Detector function is enabled (BOD_EN high) and BOD reset function is enabled (BOD_RSTEN high), BOD will assert a signal to reset chip when the detected voltage is lower than the threshold (BOD_OUT high).</p> <p>0 = Enable the Brown-Out "INTERRUPT" function</p> <p>While the BOD function is enabled (BOD_EN high) and BOD interrupt function is enabled (BOD_RSTEN low), BOD will assert an interrupt if BOD_OUT is high. BOD interrupt will keep till to the BOD_EN set to 0. BOD interrupt can be blocked by disabling the NVIC BOD interrupt or disabling BOD function (set BOD_EN low).</p> <p>The default value is set by flash controller user configuration register config0 bit[20].</p>																
[2:1]	<b>BOD_VL</b>	<p><b>Brown-Out Detector Threshold Voltage Selection (write-protected)</b></p> <p>The default value is set by flash controller user configuration register config0 bit[22:21]</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">BOV_VL[1]</th> <th style="width: 25%;">BOV_VL[0]</th> <th style="width: 50%;">Brown-Out voltage</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">4.3V</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">3.7V</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">2.7V</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">2.2V</td> </tr> </tbody> </table>		BOV_VL[1]	BOV_VL[0]	Brown-Out voltage	1	1	4.3V	1	0	3.7V	0	1	2.7V	0	0	2.2V
BOV_VL[1]	BOV_VL[0]	Brown-Out voltage																
1	1	4.3V																
1	0	3.7V																
0	1	2.7V																
0	0	2.2V																
[0]	<b>BOD_EN</b>	<p><b>Brown-Out Detector Enable (write-protected)</b></p> <p>The default value is set by flash controller user configuration register config0 bit[23]</p> <p>1 = Brown-Out Detector function is enabled</p> <p>0 = Brown-Out Detector function is disabled</p>																

### Temperature Sensor Control Register (TEMPCR)

Register	Offset	R/W	Description	Reset Value
TEMPCR	GCR_BA+0x1C	R/W	Temperature Sensor Control Register	0x0000_0000



31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							VTEMP_EN

Bits	Descriptions	
[31:1]	Reserved	Reserved
[0]	VTEMP_EN	<p><b>Temperature sensor Enable</b></p> <p>This bit is used to enable/disable temperature sensor function.</p> <p>1 = Enabled temperature sensor function</p> <p>0 = Disabled temperature sensor function (default)</p> <p>After this bit is set to 1, the value of temperature can get from ADC conversion result by ADC channel selecting channel 7 and alternative multiplexer channel selecting temperature sensor. Detail ADC conversion function please reference ADC function chapter.</p>

## Power-On-Reset Control Register (PORCR)

Register	Offset	R/W	Description	Reset Value
PORCR	GCR_BA+0x24	R/W	Power-On-Reset Controller Register	0x0000_00XX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
POR_DIS_CODE[15:8]							



7	6	5	4	3	2	1	0
POR_DIS_CODE[7:0]							

Bits	Descriptions	
[31:16]	<b>Reserved</b>	Reserved
[15:0]	<b>POR_DIS_CODE</b>	<p><b>Power-On-Reset enable control (write-protected)</b></p> <p>When power on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again. If set the POR_DIS_CODE equal to <b>0x5AA5</b>, the POR reset function will be disabled and the POR function will re-active till the power voltage is lower to set the POR_DIS_CODE to another value or reset by chip other reset function. Include:</p> <p>/RESET, Watch dog, LVR reset BOD reset, ICE reset command and the software-chip reset function.</p>



## Multiple Function Port0 Control Register (P0\_MFP)

Register	Offset	R/W	Description	Reset Value
P0_MFP	GCR_BA+0x30	R/W	P0 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
P0_TYPE[7:0]							
15	14	13	12	11	10	9	8
P0_ALT[7:0]							
7	6	5	4	3	2	1	0
P0_MFP[7:0]							

Bits	Descriptions																
[31:24]	<b>Reserved</b>	Reserved															
[23:16]	<b>P0_TYPE<sub>n</sub></b>	<b>P0[7:0] input Schmitt Trigger function Enable</b> 1= Enable P0[7:0] I/O input Schmitt Trigger function. 0= Disable P0[7:0] I/O input Schmitt Trigger function.															
[15]	<b>P0_ALT[7]</b>	P0.7 alternate function Selection The pin function of P0.7 is depend on P0_MFP[7] and P0_ALT[7]. <table border="1" style="margin-left: 20px; width: 100%;"> <thead> <tr> <th>P0_ALT[7]</th> <th>P0_MFP[7]</th> <th>P0.7 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P0.7</td> </tr> <tr> <td>0</td> <td>1</td> <td>AD7(EBI)</td> </tr> <tr> <td>1</td> <td>0</td> <td>SPICLK1(SPI1)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	P0_ALT[7]	P0_MFP[7]	P0.7 function	0	0	P0.7	0	1	AD7(EBI)	1	0	SPICLK1(SPI1)	1	1	Reserved
P0_ALT[7]	P0_MFP[7]	P0.7 function															
0	0	P0.7															
0	1	AD7(EBI)															
1	0	SPICLK1(SPI1)															
1	1	Reserved															
[14]	<b>P0_ALT[6]</b>	P0.6 alternate function Selection The pin function of P0.6 depends on P0_MFP[6] and P0_ALT[6].															



Bits	Descriptions																
		<table border="1"> <thead> <tr> <th>P0_ALT[6]</th> <th>P0_MFP[6]</th> <th>P0.6 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P0.6</td> </tr> <tr> <td>0</td> <td>1</td> <td>AD6(EBI)</td> </tr> <tr> <td>1</td> <td>0</td> <td>MISO_1(SPI1)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	P0_ALT[6]	P0_MFP[6]	P0.6 function	0	0	P0.6	0	1	AD6(EBI)	1	0	MISO_1(SPI1)	1	1	Reserved
P0_ALT[6]	P0_MFP[6]	P0.6 function															
0	0	P0.6															
0	1	AD6(EBI)															
1	0	MISO_1(SPI1)															
1	1	Reserved															
[13]	<b>P0_ALT[5]</b>	<p>P0.5 alternate function Selection The pin function of P0.5 is depend on P0_MFP[5] and P0_ALT[5].</p> <table border="1"> <thead> <tr> <th>P0_ALT[5]</th> <th>P0_MFP[5]</th> <th>P0.5 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P0.5</td> </tr> <tr> <td>0</td> <td>1</td> <td>AD5(EBI)</td> </tr> <tr> <td>1</td> <td>0</td> <td>MOSI_1(SPI1)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	P0_ALT[5]	P0_MFP[5]	P0.5 function	0	0	P0.5	0	1	AD5(EBI)	1	0	MOSI_1(SPI1)	1	1	Reserved
P0_ALT[5]	P0_MFP[5]	P0.5 function															
0	0	P0.5															
0	1	AD5(EBI)															
1	0	MOSI_1(SPI1)															
1	1	Reserved															
[12]	<b>P0_ALT[4]</b>	<p>P0.4 alternate function Selection The pin function of P0.4 depends on P0_MFP[4] and P0_ALT[4].</p> <table border="1"> <thead> <tr> <th>P0_ALT[4]</th> <th>P0_MFP[4]</th> <th>P0.4function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P0.4</td> </tr> <tr> <td>0</td> <td>1</td> <td>AD4(EBI)</td> </tr> <tr> <td>1</td> <td>0</td> <td>SPISS1(SPI1)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	P0_ALT[4]	P0_MFP[4]	P0.4function	0	0	P0.4	0	1	AD4(EBI)	1	0	SPISS1(SPI1)	1	1	Reserved
P0_ALT[4]	P0_MFP[4]	P0.4function															
0	0	P0.4															
0	1	AD4(EBI)															
1	0	SPISS1(SPI1)															
1	1	Reserved															
[11]	<b>P0_ALT[3]</b>	<p>P0.3 alternate function Selection The pin function of P0.3 depends on P0_MFP[3] and P0_ALT[3].</p> <table border="1"> <thead> <tr> <th>P0_ALT[3]</th> <th>P0_MFP[3]</th> <th>P0.3function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P0.3</td> </tr> <tr> <td>0</td> <td>1</td> <td>AD3(EBI)</td> </tr> <tr> <td>1</td> <td>0</td> <td>RTS0(UART0)</td> </tr> </tbody> </table>	P0_ALT[3]	P0_MFP[3]	P0.3function	0	0	P0.3	0	1	AD3(EBI)	1	0	RTS0(UART0)			
P0_ALT[3]	P0_MFP[3]	P0.3function															
0	0	P0.3															
0	1	AD3(EBI)															
1	0	RTS0(UART0)															



Bits	Descriptions			
		1	1	RXD
[10]	<b>P0_ALT[2]</b>	P0.2 alternate function Selection The pin function of P0.2 depends on P0_MFP[2] and P0_ALT[2].		
		P0_ALT[2]	P0_MFP[2]	P0.2function
		0	0	P0.2
		0	1	AD2(EBI)
		1	0	CTS0(UART0)
		1	1	TXD
[9]	<b>P0_ALT[1]</b>	P0.1 alternate function Selection The pin function of P0.1 depends on P0_MFP[1] and P0_ALT[1].		
		P0_ALT[1]	P0_MFP[1]	P0.1function
		0	0	P0.1
		0	1	AD1(EBI)
		1	0	RTS1(UART1)
		1	1	RXD1
[8]	<b>P0_ALT[0]</b>	P0.0 alternate function Selection The pin function of P0.0 depends on P0_MFP[0] and P0_ALT[0].		
		P0_ALT[0]	P0_MFP[0]	P0.0function
		0	0	P0.0
		0	1	AD0(EBI)
		1	0	CTS1(UART1)
		1	1	TXD1
[7:0]	<b>P0_MFP[7:0]</b>	P0 multiple function Selection The pin function of P0 depends on P0_MFP and P0_ALT. Refer to P0_ALT for details descriptions.		



## Multiple Function Port1 Control Register (P1\_MFP)

Register	Offset	R/W	Description	Reset Value
P1_MFP	GCR_BA+0x34	R/W	P1 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
P1_TYPE[7:0]							
15	14	13	12	11	10	9	8
P1_ALT[7:0]							
7	6	5	4	3	2	1	0
P1_MFP[7:0]							

Bits	Descriptions																
[31:24]	Reserved	Reserved															
[23:16]	P1_TYPEn	<b>P1[7:0] input Schmitt Trigger function Enable</b> 1= Enable P1[7:0] I/O input Schmitt Trigger function. 0= Disable P1[7:0] I/O input Schmitt Trigger function.															
[15]	P1_ALT[7]	<b>P1.7 alternate function Selection</b> The pin function of P1.7 depends on P1_MFP[7] and P1_ALT[7]. <table border="1" style="margin-left: 20px; width: 100%;"> <thead> <tr> <th>P1_ALT[7]</th> <th>P1_MFP[7]</th> <th>P1.7 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P1.7</td> </tr> <tr> <td>0</td> <td>1</td> <td>AIN7(ADC)</td> </tr> <tr> <td>1</td> <td>0</td> <td>SPICLK0(SPI0)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	P1_ALT[7]	P1_MFP[7]	P1.7 function	0	0	P1.7	0	1	AIN7(ADC)	1	0	SPICLK0(SPI0)	1	1	Reserved
P1_ALT[7]	P1_MFP[7]	P1.7 function															
0	0	P1.7															
0	1	AIN7(ADC)															
1	0	SPICLK0(SPI0)															
1	1	Reserved															
[14]	P1_ALT[6]	<b>P1.6 alternate function Selection</b> The pin function of P1.6 depends on P1_MFP[6] and P1_ALT[6].															



Bits	Descriptions																
		<table border="1"> <thead> <tr> <th>P1_ALT[6]</th> <th>P1_MFP[6]</th> <th>P1.6 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P1.6</td> </tr> <tr> <td>0</td> <td>1</td> <td>AIN6(ADC)</td> </tr> <tr> <td>1</td> <td>0</td> <td>MISO_0(SPI0)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	P1_ALT[6]	P1_MFP[6]	P1.6 function	0	0	P1.6	0	1	AIN6(ADC)	1	0	MISO_0(SPI0)	1	1	Reserved
P1_ALT[6]	P1_MFP[6]	P1.6 function															
0	0	P1.6															
0	1	AIN6(ADC)															
1	0	MISO_0(SPI0)															
1	1	Reserved															
[13]	P1_ALT[5]	<p>P1.5 alternate function Selection The pin function of P1.5 depends on P1_MFP[5] and P1_ALT[5].</p> <table border="1"> <thead> <tr> <th>P1_ALT[5]</th> <th>P1_MFP[5]</th> <th>P1.5 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P1.5</td> </tr> <tr> <td>0</td> <td>1</td> <td>AIN5(ADC)</td> </tr> <tr> <td>1</td> <td>0</td> <td>MOSI_0(SPI0)</td> </tr> <tr> <td>1</td> <td>1</td> <td>CPP0</td> </tr> </tbody> </table>	P1_ALT[5]	P1_MFP[5]	P1.5 function	0	0	P1.5	0	1	AIN5(ADC)	1	0	MOSI_0(SPI0)	1	1	CPP0
P1_ALT[5]	P1_MFP[5]	P1.5 function															
0	0	P1.5															
0	1	AIN5(ADC)															
1	0	MOSI_0(SPI0)															
1	1	CPP0															
[12]	P1_ALT[4]	<p>P1.4 alternate function Selection The pin function of P1.4 depends on P1_MFP[4] and P1_ALT[4].</p> <table border="1"> <thead> <tr> <th>P1_ALT[4]</th> <th>P1_MFP[4]</th> <th>P1.4function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P1.4</td> </tr> <tr> <td>0</td> <td>1</td> <td>AIN4(ADC)</td> </tr> <tr> <td>1</td> <td>0</td> <td>SPISS0(SPI0)</td> </tr> <tr> <td>1</td> <td>1</td> <td>CPN0</td> </tr> </tbody> </table>	P1_ALT[4]	P1_MFP[4]	P1.4function	0	0	P1.4	0	1	AIN4(ADC)	1	0	SPISS0(SPI0)	1	1	CPN0
P1_ALT[4]	P1_MFP[4]	P1.4function															
0	0	P1.4															
0	1	AIN4(ADC)															
1	0	SPISS0(SPI0)															
1	1	CPN0															
[11]	P1_ALT[3]	<p>P1.3 alternate function Selection The pin function of P1.3 depends on P1_MFP[3] and P1_ALT[3].</p> <table border="1"> <thead> <tr> <th>P1_ALT[3]</th> <th>P1_MFP[3]</th> <th>P1.3function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P1.3</td> </tr> <tr> <td>0</td> <td>1</td> <td>AIN3(ADC)</td> </tr> <tr> <td>1</td> <td>0</td> <td>TXD1(UART1)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	P1_ALT[3]	P1_MFP[3]	P1.3function	0	0	P1.3	0	1	AIN3(ADC)	1	0	TXD1(UART1)	1	1	Reserved
P1_ALT[3]	P1_MFP[3]	P1.3function															
0	0	P1.3															
0	1	AIN3(ADC)															
1	0	TXD1(UART1)															
1	1	Reserved															





Bits	Descriptions		
[10]	P1_ALT[2]	P1.2 alternate function Selection The pin function of P1.2 depends on P1_MFP[2] and P1_ALT[2].	
		P1_ALT[2]	P1_MFP[2]
		0	0
		0	1
		1	0
		1	1
			P1.2function
			P1.2
			AIN2(ADC)
			RXD1(UART1)
			Reserved
[9]	P1_ALT[1]	P1.1 alternate function Selection The pin function of P1.1 depends on P1_MFP[1] and P1_ALT[1].	
		P1_ALT[1]	P1_MFP[1]
		0	0
		0	1
		1	0
		1	1
			P1.1function
			P1.1
			AIN1(ADC)
			T3(Timer3)
			nWRH
[8]	P1_ALT[0]	P1.0 alternate function Selection The pin function of P1.0 depends on P1_MFP[0] and P1_ALT[0].	
		P1_ALT[0]	P1_MFP[0]
		0	0
		0	1
		1	0
		1	1
			P1.0function
			P1.0
			AIN0(ADC)
			T2(Timer2)
			nWRL
[7:0]	P1_MFP[7:0]	P1 multiple function Selection The pin function of P1 is depending on P1_MFP and P1_ALT. Refer to P1_ALT for details descriptions.	



## Multiple Function Port2 Control Register (P2\_MFP)

Register	Offset	R/W	Description	Reset Value
P2_MFP	GCR_BA+0x38	R/W	P2 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
P2_TYPE[7:0]							
15	14	13	12	11	10	9	8
P2_ALT[7:0]							
7	6	5	4	3	2	1	0
P2_MFP[7:0]							

Bits	Descriptions																
[31:24]	Reserved	Reserved															
[23:16]	P2_TYPEn	<b>P2[7:0] input Schmitt Trigger function Enable</b> 1= Enable P2[7:0] I/O input Schmitt Trigger function. 0= Disable P2[7:0] I/O input Schmitt Trigger function.															
[15]	P2_ALT[7]	P2.7 alternate function Selection The pin function of P2.7 depends on P2_MFP[7] and P2_ALT[7]. <table border="1" style="margin-left: 20px; width: 100%;"> <thead> <tr> <th>P2_ALT[7]</th> <th>P2_MFP[7]</th> <th>P2.7 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P2.7</td> </tr> <tr> <td>0</td> <td>1</td> <td>AD15(EBI)</td> </tr> <tr> <td>1</td> <td>0</td> <td>PWM7(PWM generator 6)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	P2_ALT[7]	P2_MFP[7]	P2.7 function	0	0	P2.7	0	1	AD15(EBI)	1	0	PWM7(PWM generator 6)	1	1	Reserved
P2_ALT[7]	P2_MFP[7]	P2.7 function															
0	0	P2.7															
0	1	AD15(EBI)															
1	0	PWM7(PWM generator 6)															
1	1	Reserved															
[14]	P2_ALT[6]	P2.6 alternate function Selection The pin function of P2.6 depends on P2_MFP[6] and P2_ALT[6].															



Bits	Descriptions			
		P2_ALT[6]	P2_MFP[6]	P2.6 function
		0	0	P2.6
		0	1	AD14(EBI)
		1	0	PWM6(PWM generator 6)
		1	1	CPO1
[13]	P2_ALT[5]	P2.5 alternate function Selection The pin function of P2.5 depends on P2_MFP[5] and P2_ALT[5].		
		P2_ALT[5]	P2_MFP[5]	P2.5 function
		0	0	P2.5
		0	1	AD13(EBI)
		1	0	PWM5(PWM generator 4)
		1	1	Reserved
[12]	P2_ALT[4]	P2.4 alternate function Selection The pin function of P2.4 depends on P2_MFP[4] and P2_ALT[4].		
		P2_ALT[4]	P2_MFP[4]	P2.4function
		0	0	P2.4
		0	1	AD12(EBI)
		1	0	PWM4(PWM generator 4)
		1	1	Reserved
[11]	P2_ALT[3]	P2.3 alternate function Selection The pin function of P2.3 depends on P2_MFP[3] and P2_ALT[3].		
		P2_ALT[3]	P2_MFP[3]	P2.3function
		0	0	P2.3
		0	1	AD11(EBI)
		1	0	PWM3(PWM



Bits	Descriptions																	
			generator 2)															
		1	Reserved															
[10]	P2_ALT[2]	<p>P2.2 alternate function Selection</p> <p>The pin function of P2.2 depends on P2_MFP[2] and P2_ALT[2].</p> <table border="1"> <thead> <tr> <th>P2_ALT[2]</th> <th>P2_MFP[2]</th> <th>P2.2function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P2.2</td> </tr> <tr> <td>0</td> <td>1</td> <td>AD10(EBI)</td> </tr> <tr> <td>1</td> <td>0</td> <td>PWM2(PWM generator 2)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>		P2_ALT[2]	P2_MFP[2]	P2.2function	0	0	P2.2	0	1	AD10(EBI)	1	0	PWM2(PWM generator 2)	1	1	Reserved
P2_ALT[2]	P2_MFP[2]	P2.2function																
0	0	P2.2																
0	1	AD10(EBI)																
1	0	PWM2(PWM generator 2)																
1	1	Reserved																
[9]	P2_ALT[1]	<p>P2.1 alternate function Selection</p> <p>The pin function of P2.1 depends on P2_MFP[1] and P2_ALT[1].</p> <table border="1"> <thead> <tr> <th>P2_ALT[1]</th> <th>P2_MFP[1]</th> <th>P2.1function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P2.1</td> </tr> <tr> <td>0</td> <td>1</td> <td>AD9(EBI)</td> </tr> <tr> <td>1</td> <td>0</td> <td>PWM1(PWM generator 0)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>		P2_ALT[1]	P2_MFP[1]	P2.1function	0	0	P2.1	0	1	AD9(EBI)	1	0	PWM1(PWM generator 0)	1	1	Reserved
P2_ALT[1]	P2_MFP[1]	P2.1function																
0	0	P2.1																
0	1	AD9(EBI)																
1	0	PWM1(PWM generator 0)																
1	1	Reserved																
[8]	P2_ALT[0]	<p>P2.0 alternate function Selection</p> <p>The pin function of P2.0 depends on P2_MFP[0] and P2_ALT[0].</p> <table border="1"> <thead> <tr> <th>P2_ALT[0]</th> <th>P2_MFP[0]</th> <th>P2.0function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P2.0</td> </tr> <tr> <td>0</td> <td>1</td> <td>AD8(EBI)</td> </tr> <tr> <td>1</td> <td>0</td> <td>PWM0(PWM generator 0)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>		P2_ALT[0]	P2_MFP[0]	P2.0function	0	0	P2.0	0	1	AD8(EBI)	1	0	PWM0(PWM generator 0)	1	1	Reserved
P2_ALT[0]	P2_MFP[0]	P2.0function																
0	0	P2.0																
0	1	AD8(EBI)																
1	0	PWM0(PWM generator 0)																
1	1	Reserved																
[7:0]	P2_MFP[7:0]	<p>P2 multiple function Selection</p> <p>The pin function of P2 depends on P2_MFP and P2_ALT. Refer to P2_ALT for details descriptions.</p>																



## Multiple Function Port3 Control Register (P3\_MFP)

Register	Offset	R/W	Description	Reset Value
P3_MFP	GCR_BA+0x3C	R/W	P3 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
P3_TYPE[7:0]							
15	14	13	12	11	10	9	8
P3_ALT[7:0]							
7	6	5	4	3	2	1	0
P3_MFP[7:0]							

Bits	Descriptions													
[31:24]	Reserved	Reserved												
[23:16]	P3_TYPE <sub>n</sub>	<b>P3[7:0] input Schmitt Trigger function Enable</b> 1= Enable P3[7:0] I/O input Schmitt Trigger function. 0= Disable P3[7:0] I/O input Schmitt Trigger function.												
[15]	P3_ALT[7]	P3.7 alternate function Selection The pin function of P3.7 is depend on P3_MFP[7] and P3_ALT[7]. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>P3_ALT[7]</th> <th>P3_MFP[7]</th> <th>P3.7 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P3.7</td> </tr> <tr> <td>0</td> <td>1</td> <td>RD(EBI)</td> </tr> <tr> <td>1</td> <td>x</td> <td>Reserved</td> </tr> </tbody> </table>	P3_ALT[7]	P3_MFP[7]	P3.7 function	0	0	P3.7	0	1	RD(EBI)	1	x	Reserved
P3_ALT[7]	P3_MFP[7]	P3.7 function												
0	0	P3.7												
0	1	RD(EBI)												
1	x	Reserved												
[14]	P3_ALT[6]	P3.6 alternate function Selection The pin function of P3.6 depends on P3_MFP[6] and P3_ALT[6]. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>P3_ALT[6]</th> <th>P3_MFP[6]</th> <th>P3.6 function</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td></td> </tr> </tbody> </table>	P3_ALT[6]	P3_MFP[6]	P3.6 function									
P3_ALT[6]	P3_MFP[6]	P3.6 function												



Bits	Descriptions			
		0	0	P3.6
		0	1	WR(EBI)
		1	0	CKO(Clock Driver output)
		1	1	CPO0
[13]	P3_ALT[5]	P3.5 alternate function Selection The pin function of P3.5 depends on P3_MFP[5] and P3_ALT[5].		
		P3_ALT[5]	P3_MFP[5]	P3.5 function
		0	0	P3.5
		0	1	T1(Timer1)
		1	0	SCL(I2C)
		1	1	Reserved
[12]	P3_ALT[4]	P3.4 alternate function Selection The pin function of P3.4 depends on P3_MFP[4] and P3_ALT[4].		
		P3_ALT[4]	P3_MFP[4]	P3.4function
		0	0	P3.4
		0	1	T0(Timer0)
		1	0	SDA(I <sup>2</sup> C)
		1	1	Reserved
[11]	P3_ALT[3]	P3.3 alternate function Selection The pin function of P3.3 depends on P3_MFP[3] and P3_ALT[3].		
		P3_ALT[3]	P3_MFP[3]	P3.3function
		0	0	P3.3
		0	1	/INT1
		1	0	MCLK(EBI)
		1	1	T1EX
[10]	P3_ALT[2]	P3.2 alternate function Selection The pin function of P3.2 depends on P3_MFP[2] and P3_ALT[2].		



Bits	Descriptions			
		P3_ALT[2]	P3_MFP[2]	P3.2function
		0	0	P3.2
		0	1	/INT0
		1	0	T0EX
		1	1	Reserved
[9]	P3_ALT[1]	P3.1 alternate function Selection The pin function of P3.1 depends on P3_MFP[1] and P3_ALT[1].		
		P3_ALT[1]	P3_MFP[1]	P3.1function
		0	0	P3.1
		0	1	TXD(UART0)
		1	0	CPP1(CMP)
		1	1	Reserved
[8]	P3_ALT[0]	P3.0 alternate function Selection The pin function of P3.0 depends on P3_MFP[0] and P3_ALT[0].		
		P3_ALT[0]	P3_MFP[0]	P3.0function
		0	0	P3.0
		0	1	RXD(UART0)
		1	0	CPN1(CMP)
		1	1	Reserved
[7:0]	P3_MFP[7:0]	P3 multiple function Selection The pin function of P3 is depending on P3_MFP and P3_ALT. Refer to P3_ALT for details descriptions.		



## Multiple Function Port4 Control Register (P4\_MFP)

Register	Offset	R/W	Description	Reset Value
P4_MFP	GCR_BA+0x40	R/W	P4 multiple function and input type control register	0x0000_00C0

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
P4_TYPE[7:0]							
15	14	13	12	11	10	9	8
P4_ALT[7:0]							
7	6	5	4	3	2	1	0
P4_MFP[7:0]							

Bits	Descriptions													
[31:24]	Reserved	Reserved												
[23:16]	P4_TYPEn	<b>P4[7:0] input Schmitt Trigger function Enable</b> 1= Enable P4[7:0] I/O input Schmitt Trigger function enable 0= Disable P4[7:0] I/O input Schmitt Trigger function disable												
[15]	P4_ALT[7]	P4.7 alternate function Selection The pin function of P4.7 depends on P4_MFP[7] and P4_ALT[7]. <table border="1" style="margin-left: 20px; width: 100%;"> <thead> <tr> <th>P4_ALT[7]</th> <th>P4_MFP[7]</th> <th>P4.7 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P4.7</td> </tr> <tr> <td>0</td> <td>1</td> <td>ICE_DAT(ICE)</td> </tr> <tr> <td>1</td> <td>x</td> <td>Reserved</td> </tr> </tbody> </table>	P4_ALT[7]	P4_MFP[7]	P4.7 function	0	0	P4.7	0	1	ICE_DAT(ICE)	1	x	Reserved
P4_ALT[7]	P4_MFP[7]	P4.7 function												
0	0	P4.7												
0	1	ICE_DAT(ICE)												
1	x	Reserved												
[14]	P4_ALT[6]	P4.6 alternate function Selection The pin function of P4.6 depends on P4_MFP[6] and P4_ALT[6]. <table border="1" style="margin-left: 20px; width: 100%;"> <thead> <tr> <th>P4_ALT[6]</th> <th>P4_MFP[6]</th> <th>P4.6 function</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> <td> </td> </tr> </tbody> </table>	P4_ALT[6]	P4_MFP[6]	P4.6 function									
P4_ALT[6]	P4_MFP[6]	P4.6 function												





Bits	Descriptions			
		0	0	P4.6
		0	1	ICE_CLK(ICE)
		1	x	Reserved
[13]	P4_ALT[5]	P4.5 alternate function Selection The pin function of P4.5 depends on P4_MFP[5] and P4_ALT[5].		
		P4_ALT[5]	P4_MFP[5]	P4.5 function
		0	0	P4.5
		0	1	ALE(EBI)
		1	x	Reserved
[12]	P4_ALT[4]	P4.4 alternate function Selection The pin function of P4.4 depends on P4_MFP[4] and P4_ALT[4].		
		P4_ALT[4]	P4_MFP[4]	P4.4 function
		0	0	P4.4
		0	1	/CS(EBI)
		1	x	Reserved
[11]	P4_ALT[3]	P4.3 alternate function Selection The pin function of P4.3 depends on P4_MFP[3] and P4_ALT[3].		
		P4_ALT[3]	P4_MFP[3]	P4.3 function
		0	0	P4.3
		0	1	PWM3(PWM generator 2)
		1	x	Reserved
[10]	P4_ALT[2]	P4.2 alternate function Selection The pin function of P4.2 depends on P4_MFP[2] and P4_ALT[2].		
		P4_ALT[2]	P4_MFP[2]	P4.2 function
		0	0	P4.2
		0	1	PWM2(PWM



Bits	Descriptions																	
			generator 2)															
		1	x Reserved															
[9]	P4_ALT[1]	<p>P4.1 alternate function Selection The pin function of P4.1 depends on P4_MFP[1] and P4_ALT[1].</p> <table border="1"> <thead> <tr> <th>P4_ALT[1]</th> <th>P4_MFP[1]</th> <th>P4.1 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P4.1</td> </tr> <tr> <td>0</td> <td>1</td> <td>PWM1(PWM generator 0)</td> </tr> <tr> <td>1</td> <td>0</td> <td>T3EX</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>		P4_ALT[1]	P4_MFP[1]	P4.1 function	0	0	P4.1	0	1	PWM1(PWM generator 0)	1	0	T3EX	1	1	Reserved
P4_ALT[1]	P4_MFP[1]	P4.1 function																
0	0	P4.1																
0	1	PWM1(PWM generator 0)																
1	0	T3EX																
1	1	Reserved																
[8]	P4_ALT[0]	<p>P4.0 alternate function Selection The pin function of P4.0 depends on P4_MFP[0] and P4_ALT[0].</p> <table border="1"> <thead> <tr> <th>P4_ALT[0]</th> <th>P4_MFP[0]</th> <th>P4.0 function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>P4.0</td> </tr> <tr> <td>0</td> <td>1</td> <td>PWM0(PWM generator 0)</td> </tr> <tr> <td>1</td> <td>0</td> <td>T2EX</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>		P4_ALT[0]	P4_MFP[0]	P4.0 function	0	0	P4.0	0	1	PWM0(PWM generator 0)	1	0	T2EX	1	1	Reserved
P4_ALT[0]	P4_MFP[0]	P4.0 function																
0	0	P4.0																
0	1	PWM0(PWM generator 0)																
1	0	T2EX																
1	1	Reserved																
[7:0]	P4_MFP[7:0]	<p>P4 multiple function Selection The pin function of P4 is depending on P4_MFP and P4_ALT. Refer to P4_ALT for details descriptions.</p>																



## Register Write-Protection Control Register (REGWRPROT)

Some of the system control registers need to be protected to avoid inadvertent write and disturb the chip operation. These system control registers are protected after the power on reset till user to disable register protection. For user to program these protected registers, a register protection disable sequence needs to be followed by a special programming. The register protection disable sequence is writing the data “59h”, “16h” “88h” to the register REGWRPROT address at 0x5000\_0100 continuously. Any different data value, different sequence or any other write to other address during these three data writing will abort the whole sequence.

After the protection is disabled, user can check the protection disable bit at address 0x5000\_0100 bit0, “1” is protection disable, “0” is protection enable. Then user can update the target protected register value and then write any data to the address “0x5000\_0100” to enable register protection.

Write this register to disable/enable register protection, and reading it to get the REGPROTDIS status.

Register	Offset	R/W	Description	Reset Value
REGWRPROT	GCR_BA+0x100	R/W	Register Write-Protection Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
REGWRPROT[7:1]							REGWRPROT [0] REGPROTDIS

Bits	Descriptions	
[31:16]	Reserved	Reserved
[7:0]	REGWRPROT	<b>Register Write-Protected Code (Write Only)</b> Programming a write-protected register, must remove write-protected function by programming a sequence of value “59h”, “16h”, “88h” to this field.



Bits	Descriptions																																							
	After this sequence is completed, the REGPROTDIS bit will be set to 1 and write-protected registers can be normal written.																																							
[0]	<p><b>Register Write–Protected Disable index (Read only)</b></p> <p>1 = Protection is disabled for writing protected registers</p> <p>0 = Protection is enabled for writing protected registers. Any write to the protected register is ignored.</p> <p>The Write-Protected registers are listed in the table below:</p> <table border="1"> <thead> <tr> <th>Registers</th> <th>Address</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>IPRSTC1</td> <td>0x5000_0008</td> <td></td> </tr> <tr> <td>BODCR</td> <td>0x5000_0018</td> <td></td> </tr> <tr> <td>PORCR</td> <td>0x5000_0024</td> <td></td> </tr> <tr> <td>PWRCON</td> <td>0x5000_0200</td> <td>bit[6] is not protected for power wake-up interrupt clear</td> </tr> <tr> <td>APBCLK bit[0]</td> <td>0x5000_0208</td> <td>bit[0] is watch dog clock enable</td> </tr> <tr> <td>CLKSEL0</td> <td>0x5000_0210</td> <td>HCLK and CPU STCLK clock source select</td> </tr> <tr> <td>CLKSEL1 bit[1:0]</td> <td>0x5000_0214</td> <td>Watch dog clock source select</td> </tr> <tr> <td>NMI_SEL bit[8]</td> <td>0x5000_0380</td> <td>NMI interrupt enable</td> </tr> <tr> <td>ISPCON</td> <td>0x5000_C000</td> <td>Flash ISP Control</td> </tr> <tr> <td>ISPTRG</td> <td>0x5000_C010</td> <td>ISP Trigger Control</td> </tr> <tr> <td>WTCR</td> <td>0x4000_4000</td> <td>Watchdog Timer Control</td> </tr> <tr> <td>FATCON</td> <td>0x5000_C018</td> <td>Flash Access Time Control</td> </tr> </tbody> </table> <p>* <b>Note:</b> For those bits which are write-protected, will be noted as "<b>(write-protected)</b>" beside the description.</p>	Registers	Address	Note	IPRSTC1	0x5000_0008		BODCR	0x5000_0018		PORCR	0x5000_0024		PWRCON	0x5000_0200	bit[6] is not protected for power wake-up interrupt clear	APBCLK bit[0]	0x5000_0208	bit[0] is watch dog clock enable	CLKSEL0	0x5000_0210	HCLK and CPU STCLK clock source select	CLKSEL1 bit[1:0]	0x5000_0214	Watch dog clock source select	NMI_SEL bit[8]	0x5000_0380	NMI interrupt enable	ISPCON	0x5000_C000	Flash ISP Control	ISPTRG	0x5000_C010	ISP Trigger Control	WTCR	0x4000_4000	Watchdog Timer Control	FATCON	0x5000_C018	Flash Access Time Control
Registers	Address	Note																																						
IPRSTC1	0x5000_0008																																							
BODCR	0x5000_0018																																							
PORCR	0x5000_0024																																							
PWRCON	0x5000_0200	bit[6] is not protected for power wake-up interrupt clear																																						
APBCLK bit[0]	0x5000_0208	bit[0] is watch dog clock enable																																						
CLKSEL0	0x5000_0210	HCLK and CPU STCLK clock source select																																						
CLKSEL1 bit[1:0]	0x5000_0214	Watch dog clock source select																																						
NMI_SEL bit[8]	0x5000_0380	NMI interrupt enable																																						
ISPCON	0x5000_C000	Flash ISP Control																																						
ISPTRG	0x5000_C010	ISP Trigger Control																																						
WTCR	0x4000_4000	Watchdog Timer Control																																						
FATCON	0x5000_C018	Flash Access Time Control																																						

## 6.2.7 System Timer (SysTick)

The Cortex-M0 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST\_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST\_RVR) on the next clock edge, then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.



The SYST\_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST\_RVR value rather than an arbitrary value when it is enabled.

If the SYST\_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the documents “ARM® Cortex™-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.



## 6.2.7.1 System Timer Control Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
SCS_BA = 0xE000_E000				
SYST_CSR	SCS_BA+0x10	R/W	SysTick Control and Status Register	0x0000_0000
SYST_RVR	SCS_BA+0x14	R/W	SysTick Reload value Register	0xFFFF_XXXX
SYST_CVR	SCS_BA+0x18	R/W	SysTick Current value Register	0xFFFF_XXXX

### SysTick Control and Status (SYST\_CSR)

Register	Offset	R/W	Description	Reset Value
SYST_CSR	SCS_BA+0x10	R/W	SysTick Control and Status	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							COUNTFLAG
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved					CLKSRC	TICKINT	ENABLE

Bits	Descriptions	
[31:17]	Reserved	Reserved
[16]	COUNTFLAG	Returns 1 if timer counted to 0 since last time this register was read. COUNTFLAG is set by a count transition from 1 to 0. COUNTFLAG is cleared on read or by a write to the Current Value register.



Bits	Descriptions	
[15:3]	<b>Reserved</b>	Reserved
[2]	<b>CLKSRC</b>	1= Core clock used for SysTick. 0= Clock source is optional, refer to <a href="#">STCLK_S</a> .
[1]	<b>TICKINT</b>	1= Counting down to 0 will cause the SysTick exception to be pended. Clearing the SysTick Current Value register by a register write in software will not cause SysTick to be pended. 0= Counting down to 0 does not cause the SysTick exception to be pended. Software can use COUNTFLAG to determine if a count to zero has occurred.
[0]	<b>ENABLE</b>	1= The counter will operate in a multi-shot manner 0= The counter is disabled

## SysTick Reload Value Register (SYST\_RVR)

Register	Offset	R/W	Description	Reset Value
SYST_RVR	SCS_BA+0x014	R/W	SysTick Reload Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
RELOAD[23:16]							
15	14	13	12	11	10	9	8
RELOAD[15:8]							
7	6	5	4	3	2	1	0
RELOAD[7:0]							

Bits	Descriptions	
[31:24]	<b>Reserved</b>	Reserved
[23:0]	<b>RELOAD</b>	Value to load into the Current Value register when the counter reaches 0.



## SysTick Current Value Register (SYST\_CVR)

Register	Offset	R/W	Description	Reset Value
SYST_CVR	SCS_BA+0x 018	R/W	SysTick Current Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
CURRENT [23:16]							
15	14	13	12	11	10	9	8
CURRENT [15:8]							
7	6	5	4	3	2	1	0
CURRENT[7:0]							

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:0]	CURRENT	Current counter value. This is the value of the counter at the time it is sampled. The counter does not provide read-modify-write protection. The register is write-clear. A software write of any value will clear the register to 0.

### 6.2.8 Nested Vectored Interrupt Controller (NVIC)

Cortex-M0 provides an interrupt controller as an integral part of the exception mode, named as “Nested Vectored Interrupt Controller (NVIC)”. It is closely coupled to the processor kernel and provides following features:

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority changing
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in “Handler Mode”. This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the





current running one's priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When any interrupt is accepted, the starting address of the interrupt service routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers "PC, PSR, LR, R0~R3, R12" to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports "Tail Chaining" which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports "Late Arrival" which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the documents "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".



## 6.2.8.1 Exception Model and System Interrupt Map

The Table 6.2-3 lists the exception model supported by NuMicro M051™ series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as “0” and the lowest priority is denoted as “3”. The default priority of all the user-configurable interrupts is “0”. Note that priority “0” is treated as the fourth priority on the system, after three system exceptions “Reset”, “NMI” and “Hard Fault”.

Exception Number	Vector Address	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt description	Power Down Wakeup
1-15					System exceptions	
16	0x40	0	BOD_OUT	Brown-Out	Brown-Out low voltage detected interrupt	Yes
17	0x44	1	WDT_INT	WDT	Watch Dog Timer interrupt	Yes
18	0x48	2	EINT0	GPIO	External signal interrupt from P3.2 pin	Yes
19	0x4C	3	EINT1	GPIO	External signal interrupt from P3.3 pin	Yes
20	0x50	4	GP01_INT	GPIO	External signal interrupt from P0[7:0] / P1[7:0]	Yes
21	0x54	5	GP234_INT	GPIO	External interrupt from P2[7:0]/P3[7:0]/P4[7:0], except P32 and P33	Yes
22	0x58	6	PWMA_INT	PWM0~3	PWM0, PWM1, PWM2 and PWM3 interrupt	No
23	0x5C	7	PWMB_INT	PWM4~7	PWM4, PWM5, PWM6 and PWM7 interrupt	No
24	0x60	8	TMR0_INT	TMR0	Timer 0 interrupt	No
25	0x64	9	TMR1_INT	TMR1	Timer 1 interrupt	No
26	0x68	10	TMR2_INT	TMR2	Timer 2 interrupt	No
27	0x6C	11	TMR3_INT	TMR3	Timer 3 interrupt	No
28	0x70	12	UART0_INT	UART0	UART0 interrupt	Yes
29	0x74	13	UART1_INT	UART1	UART1 interrupt	Yes
30	0x78	14	SPI0_INT	SPI0	SPI0 interrupt	No



Exception Number	Vector Address	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt description	Power Down Wakeup
31	0x7C	15	SPI1_INT	SPI1	SPI1 interrupt	No
32-33	0x80-0x84	16-17	-	-	-	-
34	0x88	18	I2C_INT	I <sup>2</sup> C	I <sup>2</sup> C interrupt	No
35-40	0x8C-0xA0	19-24	-	-	-	-
41	0xA4	25	ACMP_INT	ACMP	Analog Comparator-0 or Comaprator-1 interrupt	Yes
42-43	0xA8-0xAC	26-27	-	-	-	-
44	0xB0	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake up from power-down state	Yes
45	0xB4	29	ADC_INT	ADC	ADC interrupt	No
46-47	0xB8-0xBC	30-31	-	-	-	-

Table 6.2-2 System Interrupt Map

Exception Name	Vector Number	Priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	-1
Reserved	4 ~ 10	Reserved
SVCall	11	Configurable
Reserved	12 ~ 13	Reserved
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable

Table 6.2-3 Exception Model



## 6.2.8.2 Vector Table

When any interrupts is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table base address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with exception handler entry as illustrated in previous section.

Vector Table Word Offset	Description
0	SP_main – The Main stack pointer
Vector Number	Exception Entry Pointer using that Vector Number

Table 6.2-4 Vector Table Format

## 6.2.8.3 Operation Description

NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.

## 6.2.8.4 NVIC Control Registers

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
<b>SCS_BA = 0xE000_E000</b>				
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-Enable Control Register	0x0000_0000
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-Enable Control Register	0x0000_0000
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-Pending Control Register	0x0000_0000
NVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-Pending Control Register	0x0000_0000
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Priority Control Register	0x0000_0000
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Priority Control Register	0x0000_0000
NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Priority Control Register	0x0000_0000
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Priority Control Register	0x0000_0000
NVIC_IPR4	SCS_BA+0x410	R/W	IRQ16 ~ IRQ19 Priority Control Register	0x0000_0000
NVIC_IPR5	SCS_BA+0x414	R/W	IRQ20 ~ IRQ23 Priority Control Register	0x0000_0000



Register	Offset	R/W	Description	Reset Value
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Priority Control Register	0x0000_0000
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Priority Control Register	0x0000_0000

### IRQ0 ~ IRQ31 Set-Enable Control Register (NVIC\_ISER)

Register	Offset	R/W	Description	Reset Value
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-Enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24
SETENA[31:24]							
23	22	21	20	19	18	17	16
SETENA [23:16]							
15	14	13	12	11	10	9	8
SETENA [15:8]							
7	6	5	4	3	2	1	0
SETENA[7:0]							

Bits	Descriptions
[31:0]	<p>SETENA</p> <p>Enable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).</p> <p>Writing 1 will enable the associated interrupt.</p> <p>Writing 0 has no effect.</p> <p>The register reads back with the current enable state.</p>

### IRQ0 ~ IRQ31 Clear-Enable Control Register (NVIC\_ICER)

Register	Offset	R/W	Description	Reset Value
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-Enable Control Register	0x0000_0000



31	30	29	28	27	26	25	24
CLRENA[31:24]							
23	22	21	20	19	18	17	16
CLRENA [23:16]							
15	14	13	12	11	10	9	8
CLRENA [15:8]							
7	6	5	4	3	2	1	0
CLRENA[7:0]							

Bits	Descriptions	
[31:0]	<b>CLRENA</b>	<p>Disable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).</p> <p>Writing 1 will disable the associated interrupt.</p> <p>Writing 0 has no effect.</p> <p>The register reads back with the current enable state.</p>



## IRQ0 ~ IRQ31 Set-Pending Control Register (NVIC ISPR)

Register	Offset	R/W	Description	Reset Value
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-Pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24
SETPEND[31:24]							
23	22	21	20	19	18	17	16
SETPEND [23:16]							
15	14	13	12	11	10	9	8
SETPEND [15:8]							
7	6	5	4	3	2	1	0
SETPEND [7:0]							

Bits	Descriptions
[31:0]	<p><b>SETPEND</b></p> <p>Writing 1 to a bit pends the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 0 has no effect. The register reads back with the current pending state.</p>





## IRQ0 ~ IRQ31 Clear-Pending Control Register (NVIC\_ICPR)

Register	Offset	R/W	Description	Reset Value
NVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-Pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24
CLRPEND [31:24]							
23	22	21	20	19	18	17	16
CLRPEND [23:16]							
15	14	13	12	11	10	9	8
CLRPEND [15:8]							
7	6	5	4	3	2	1	0
CLRPEND [7:0]							

Bits	Descriptions	
[31:0]	<b>CLRPEND</b>	<p>Writing 1 to a bit un-pends the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).</p> <p>Writing 0 has no effect.</p> <p>The register reads back with the current pending state.</p>

## IRQ0 ~ IRQ3 Interrupt Priority Register (NVIC IPR0)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_3		Reserved					
23	22	21	20	19	18	17	16
PRI_2		Reserved					
15	14	13	12	11	10	9	8
PRI_1		Reserved					
7	6	5	4	3	2	1	0
PRI_0		Reserved					

Bits	Descriptions	
[31:30]	<b>PRI_3</b>	Priority of IRQ3 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	<b>PRI_2</b>	Priority of IRQ2 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	<b>PRI_1</b>	Priority of IRQ1 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	<b>PRI_0</b>	Priority of IRQ0 "0" denotes the highest priority and "3" denotes lowest priority

## IRQ4 ~ IRQ7 Interrupt Priority Register (NVIC\_IPR1)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_7		Reserved					
23	22	21	20	19	18	17	16
PRI_6		Reserved					
15	14	13	12	11	10	9	8
PRI_5		Reserved					
7	6	5	4	3	2	1	0
PRI_4		Reserved					

Bits	Descriptions	
[31:30]	PRI_7	Priority of IRQ7 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	PRI_6	Priority of IRQ6 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	PRI_5	Priority of IRQ5 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	PRI_4	Priority of IRQ4 "0" denotes the highest priority and "3" denotes lowest priority

## IRQ8 ~ IRQ11 Interrupt Priority Register (NVIC IPR2)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_11		Reserved					
23	22	21	20	19	18	17	16
PRI_10		Reserved					
15	14	13	12	11	10	9	8
PRI_9		Reserved					
7	6	5	4	3	2	1	0
PRI_8		Reserved					

Bits	Descriptions	
[31:30]	<b>PRI_11</b>	Priority of IRQ11 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	<b>PRI_10</b>	Priority of IRQ10 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	<b>PRI_9</b>	Priority of IRQ9 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	<b>PRI_8</b>	Priority of IRQ8 "0" denotes the highest priority and "3" denotes lowest priority

## IRQ12 ~ IRQ15 Interrupt Priority Register (NVIC\_IPR3)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_15		Reserved					
23	22	21	20	19	18	17	16
PRI_14		Reserved					
15	14	13	12	11	10	9	8
PRI_13		Reserved					
7	6	5	4	3	2	1	0
PRI_12		Reserved					

Bits	Descriptions	
[31:30]	<b>PRI_15</b>	Priority of IRQ15 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	<b>PRI_14</b>	Priority of IRQ14 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	<b>PRI_13</b>	Priority of IRQ13 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	<b>PRI_12</b>	Priority of IRQ12 "0" denotes the highest priority and "3" denotes lowest priority



## IRQ16 ~ IRQ19 Interrupt Priority Register (NVIC IPR4)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR4	SCS_BA+ 0x410	R/W	IRQ16 ~ IRQ19 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_19		Reserved					
23	22	21	20	19	18	17	16
PRI_18		Reserved					
15	14	13	12	11	10	9	8
PRI_17		Reserved					
7	6	5	4	3	2	1	0
PRI_16		Reserved					

Bits	Descriptions	
[31:30]	<b>PRI_19</b>	Priority of IRQ19 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	<b>PRI_18</b>	Priority of IRQ18 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	<b>PRI_17</b>	Priority of IRQ17 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	<b>PRI_16</b>	Priority of IRQ16 "0" denotes the highest priority and "3" denotes lowest priority



## IRQ20 ~ IRQ23 Interrupt Priority Register (NVIC\_IPR5)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR5	SCS_BA + 0x414	R/W	IRQ20 ~ IRQ23 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_23		Reserved					
23	22	21	20	19	18	17	16
PRI_22		Reserved					
15	14	13	12	11	10	9	8
PRI_21		Reserved					
7	6	5	4	3	2	1	0
PRI_20		Reserved					

Bits	Descriptions	
[31:30]	<b>PRI_23</b>	Priority of IRQ23 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	<b>PRI_22</b>	Priority of IRQ22 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	<b>PRI_21</b>	Priority of IRQ21 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	<b>PRI_20</b>	Priority of IRQ20 "0" denotes the highest priority and "3" denotes lowest priority

## IRQ24 ~ IRQ27 Interrupt Priority Register (NVIC IPR6)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_27		Reserved					
23	22	21	20	19	18	17	16
PRI_26		Reserved					
15	14	13	12	11	10	9	8
PRI_25		Reserved					
7	6	5	4	3	2	1	0
PRI_24		Reserved					

Bits	Descriptions	
[31:30]	<b>PRI_27</b>	Priority of IRQ27 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	<b>PRI_26</b>	Priority of IRQ26 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	<b>PRI_25</b>	Priority of IRQ25 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	<b>PRI_24</b>	Priority of IRQ24 "0" denotes the highest priority and "3" denotes lowest priority





## IRQ28 ~ IRQ31 Interrupt Priority Register (NVIC\_IPR7)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_31		Reserved					
23	22	21	20	19	18	17	16
PRI_30		Reserved					
15	14	13	12	11	10	9	8
PRI_29		Reserved					
7	6	5	4	3	2	1	0
PRI_28		Reserved					

Bits	Descriptions	
[31:30]	PRI_31	Priority of IRQ31 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	PRI_30	Priority of IRQ30 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	PRI_29	Priority of IRQ29 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	PRI_28	Priority of IRQ28 "0" denotes the highest priority and "3" denotes lowest priority



## 6.2.8.5 Interrupt Source Control Registers

Besides the interrupt control registers associated with the NVIC, NuMicro M051™ series also implement some specific control registers to facilitate the interrupt functions, including “interrupt source identify”, “NMI source selection” and “interrupt test mode”. They are described as below.

**R**: read only, **W**: write only, **R/W**: both read and write

Register	Offset	R/W	Description	Reset Value
<b>INT_BA = 0x5000_0300</b>				
IRQ0_SRC	INT_BA+0x00	R	IRQ0 (BOD) interrupt source identity	0xXXXX_XXXX
IRQ1_SRC	INT_BA+0x04	R	IRQ1 (WDT) interrupt source identity	0xXXXX_XXXX
IRQ2_SRC	INT_BA+0x08	R	IRQ2 (EINT0) interrupt source identity	0xXXXX_XXXX
IRQ3_SRC	INT_BA+0x0C	R	IRQ3 (EINT1) interrupt source identity	0xXXXX_XXXX
IRQ4_SRC	INT_BA+0x10	R	IRQ4 (P0/1) interrupt source identity	0xXXXX_XXXX
IRQ5_SRC	INT_BA+0x14	R	IRQ5 (P2/3/4) interrupt source identity	0xXXXX_XXXX
IRQ6_SRC	INT_BA+0x18	R	IRQ6 (PWMA) interrupt source identity	0xXXXX_XXXX
IRQ7_SRC	INT_BA+0x1C	R	IRQ7 (PWMB) interrupt source identity	0xXXXX_XXXX
IRQ8_SRC	INT_BA+0x20	R	IRQ8 (TMR0) interrupt source identity	0xXXXX_XXXX
IRQ9_SRC	INT_BA+0x24	R	IRQ9 (TMR1) interrupt source identity	0xXXXX_XXXX
IRQ10_SRC	INT_BA+0x28	R	IRQ10 (TMR2) interrupt source identity	0xXXXX_XXXX
IRQ11_SRC	INT_BA+0x2C	R	IRQ11 (TMR3) interrupt source identity	0xXXXX_XXXX
IRQ12_SRC	INT_BA+0x30	R	IRQ12 (URT0) interrupt source identity	0xXXXX_XXXX
IRQ13_SRC	INT_BA+0x34	R	IRQ13 (URT1) interrupt source identity	0xXXXX_XXXX
IRQ14_SRC	INT_BA+0x38	R	IRQ14 (SPI0) interrupt source identity	0xXXXX_XXXX
IRQ15_SRC	INT_BA+0x3C	R	IRQ15 (SPI1) interrupt source identity	0xXXXX_XXXX
IRQ16_SRC	INT_BA+0x40	Reser ved	Reserved	0xXXXX_XXXX
IRQ17_SRC	INT_BA+0x44	Reser ved	Reserved	0xXXXX_XXXX

# NuMicro M051™ BN Series Technical Reference Manual



Register	Offset	R/W	Description	Reset Value
IRQ18_SRC	INT_BA+0x48	R	IRQ18 (I <sup>2</sup> C) interrupt source identity	0xXXXX_XXXX
IRQ19_SRC	INT_BA+0x4C	Reser ved	Reserved	0xXXXX_XXXX
IRQ20_SRC	INT_BA+0x50	Reser ved	Reserved	0xXXXX_XXXX
IRQ21_SRC	INT_BA+0x54	Reser ved	Reserved	0xXXXX_XXXX
IRQ22_SRC	INT_BA+0x58	Reser ved	Reserved	0xXXXX_XXXX
IRQ23_SRC	INT_BA+0x5C	Reser ved	Reserved	0xXXXX_XXXX
IRQ24_SRC	INT_BA+0x60	Reser ved	Reserved	0xXXXX_XXXX
IRQ25_SRC	INT_BA+0x64	R	IRQ25 (ACMP) interrupt source identity	0xXXXX_XXXX
IRQ26_SRC	INT_BA+0x68	Reser ved	Reserved	0xXXXX_XXXX
IRQ27_SRC	INT_BA+0x6C	Reser ved	Reserved	0xXXXX_XXXX
IRQ28_SRC	INT_BA+0x70	R	IRQ28 (PWRWU) interrupt source identity	0xXXXX_XXXX
IRQ29_SRC	INT_BA+0x74	R	IRQ29 (ADC) interrupt source identity	0xXXXX_XXXX
IRQ30_SRC	INT_BA+0x78	Reser ved	Reserved	0xXXXX_XXXX
IRQ31_SRC	INT_BA+0x7C	Reser ved	Reserved	0xXXXX_XXXX
NMI_SEL	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000
MCU_IRQ	INT_BA+0x84	R/W	MCU Interrupt Request Source Register	0x0000_0000



## Interrupt Source Identity Register (IRQn\_SRC)

Register	Offset	R/W	Description	Reset Value
IRQn_SRC	INT_BA+0x00 ..... INT_BA+0x7C	R	MCU IRQ0 (BOD) interrupt source identity : MCU IRQ31 (Reserved) interrupt source identity	0xXXXX_XXXX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				INT_SRC[3]	INT_SRC[2:0]		

Address	INT-Num	Bits	Descriptions
INT_BA+0x00	0	[2:0]	Bit2 = 0 Bit1 = 0 Bit0 : BOD_INT
INT_BA+0x04	1	[2:0]	Bit2 = 0 Bit1 = 0 Bit0 : WDT_INT
INT_BA+0x08	2	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: EINT0 – external interrupt 0 from P3.2
INT_BA+0x0C	3	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: EINT1 – external interrupt 1 from P3.3
INT_BA+0x10	4	[2:0]	Bit2 = 0 Bit1: P1_INT



Address	INT-Num	Bits	Descriptions
			Bit0: P0_INT
INT_BA+0x14	5	[2:0]	Bit2: P4_INT Bit1: P3_INT Bit0: P2_INT
INT_BA+0x18	6	[3:0]	Bit3: PWM3_INT Bit2: PWM2_INT Bit1: PWM1_INT Bit0: PWM0_INT
INT_BA+0x1C	7	[3:0]	Bit3: PWM7_INT Bit2: PWM6_INT Bit1: PWM5_INT Bit0: PWM4_INT
INT_BA+0x20	8	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR0_INT
INT_BA+0x24	9	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR1_INT
INT_BA+0x28	10	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR2_INT
INT_BA+0x2C	11	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR3_INT
INT_BA+0x30	12	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: URT0_INT
INT_BA+0x34	13	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: URT1_INT

# NuMicro M051™ BN Series Technical Reference Manual



Address	INT-Num	Bits	Descriptions
INT_BA+0x38	14	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: SPI0_INT
INT_BA+0x3C	15	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: SPI1_INT
INT_BA+0x40	16	[2:0]	Reserved
INT_BA+0x44	17	[2:0]	Reserved
INT_BA+0x48	18	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: I2C_INT
INT_BA+0x4C	19	[2:0]	Reserved
INT_BA+0x50	20	[2:0]	Reserved
INT_BA+0x54	21	[2:0]	Reserved
INT_BA+0x58	22	[2:0]	Reserved
INT_BA+0x5C	23	[2:0]	Reserved
INT_BA+0x60	24	[2:0]	Reserved
INT_BA+0x64	25	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: ACMP_INT
INT_BA+0x68	26	[2:0]	Reserved
INT_BA+0x6C	27	[2:0]	Reserved
INT_BA+0x70	28	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: PWRWU_INT
INT_BA+0x74	29	[2:0]	Bit2 = 0 Bit1 = 0

# NuMicro M051™ BN Series Technical Reference Manual



Address	INT-Num	Bits	Descriptions
			Bit0: ADC_INT
INT_BA+0x78	30	[2:0]	Reserved
INT_BA+0x7C	31	[2:0]	Reserved



## NMI Interrupt Source Select Control Register (NMI\_SEL)

Register	Offset	R/W	Description	Reset Value
NMI_SEL	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							NMI_EN
7	6	5	4	3	2	1	0
Reserved			NMI_SEL[4:0]				

Bits	Descriptions	
[31:5]	<b>Reserved</b>	Reserved
[8]	<b>NMI_EN</b>	<p>NMI interrupt enable (write-protection bit)</p> <p>1 = Enable NMI interrupt</p> <p>0 = Disable NMI interrupt</p> <p>This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100</p>
[4:0]	<b>NMI_SEL</b>	<p><b>NMI interrupt source selection</b></p> <p>The NMI interrupt to Cortex-M0 can be selected from one of the interrupt[31:0]</p> <p>The NMI_SEL bit[4:0] used to select the NMI interrupt source</p>



## MCU Interrupt Request Source Register (MCU\_IRQ)

Register	Offset	R/W	Description	Reset Value
MCU_IRQ	INT_BA+0x84	R/W	MCU Interrupt Request Source Register	0x0000_0000

31	30	29	28	27	26	25	24
MCU_IRQ[31:24]							
23	22	21	20	19	18	17	16
MCU_IRQ[23:16]							
15	14	13	12	11	10	9	8
MCU_IRQ[15:8]							
7	6	5	4	3	2	1	0
MCU_IRQ[7:0]							

Bits	Descriptions
[31:0]	<p><b>MCU_IRQ Source Register</b></p> <p>The MCU_IRQ collects all the interrupts from the peripherals and generates the synchronous interrupt to Cortex-M0 core. There are two modes to generate interrupt to Cortex-M0, the normal mode and test mode.</p> <p>The MCU_IRQ collects all interrupts from each peripheral and synchronizes them then interrupts the Cortex-M0.</p> <p>When the MCU_IRQ[n] is "0", set MCU_IRQ[n] "1" will generate an interrupt to Cortex_M0 NVIC[n].</p> <p>When the MCU_IRQ[n] is "1" (mean an interrupt is assert), set 1 to the MCU_IRQ[n] will clear the interrupt and set MCU_IRQ[n] "0" : no any effect</p>



## 6.2.9 System Controller Registers Map

Cortex-M0 status and operating mode control are managed System Control Registers. Including CPUID, Cortex-M0 interrupt priority and Cortex-M0 power management can be controlled through these system control register

For more detailed information, please refer to the documents “ARM® Cortex™-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
<b>SCS_BA = 0xE000_E000</b>				
CPUID	SCS_BA+ 0xD00	R	CPUID Base Register	0x410CC200
ICSR	SCS_BA+ 0xD04	R/W	Interrupt Control State Register	0x0000_0000
AIRCR	SCS_BA+ 0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_0000
SCR	SCS_BA+ 0xD10	R/W	System Control Register	0x0000_0000
SHPR2	SCS_BA+ 0xD1C	R/W	System Handler Priority Register 2	0x0000_0000
SHPR3	SCS_BA+ 0xD20	R/W	System Handler Priority Register 3	0x0000_0000



## CPUID Base Register (CPUID)

Register	Offset	R/W	Description	Reset Value
CPUID	SCS_BA + 0xD00	R	CPUID Register	0x410CC200

31	30	29	28	27	26	25	24
IMPLEMENTER[7:0]							
23	22	21	20	19	18	17	16
Reserved				PART[3:0]			
15	14	13	12	11	10	9	8
PARTNO[11:4]							
7	6	5	4	3	2	1	0
PARTNO[3:0]				REVISION[3:0]			

Bits	Descriptions	
[31:24]	<b>IMPLEMENTER</b>	Implementer code assigned by ARM. ( ARM = 0x41)
[23:20]	<b>Reserved</b>	Reserved
[19:16]	<b>PART</b>	Reads as 0xC for ARMv6-M parts
[15:4]	<b>PARTNO</b>	Reads as 0xC20.
[3:0]	<b>REVISION</b>	Reads as 0x0



## Interrupt Control State Register (ICSR)

Register	Offset	R/W	Description	Reset Value
ICSR	SCS_BA +0xD04	R/W	Interrupt Control State Register	0x00000000

31	30	29	28	27	26	25	24
NMIPENDSET	Reserved		PENDSVSET	PENDSVCLR	PENDSTSET	PENDSTCLR	Reserved
23	22	21	20	19	18	17	16
ISRPREEMPT	ISRPENDING	Reserved				VECTPENDING[5:4]	
15	14	13	12	11	10	9	8
VECTPENDING[3:0]				Reserved			
7	6	5	4	3	2	1	0
Reserved		VECTACTIVE[5:0]					

Bits	Descriptions
[31]	<p><b>NMIPENDSET</b></p> <p>NMI set-pending bit</p> <p>Write:</p> <p>0 = no effect</p> <p>1 = changes NMI exception state to pending.</p> <p>Read:</p> <p>0 = NMI exception is not pending</p> <p>1 = NMI exception is pending.</p> <p>Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.</p>
[30:29]	<p><b>Reserved</b></p> <p>Reserved</p>
[28]	<p><b>PENDSVSET</b></p> <p>PendSV set-pending bit.</p> <p>Write:</p> <p>0 = no effect</p> <p>1 = changes PendSV exception state to pending.</p>



Bits	Descriptions	
		Read: 0 = PendSV exception is not pending 1 = PendSV exception is pending. Writing 1 to this bit is the only way to set the PendSV exception state to pending.
[27]	<b>PENDSVCLR</b>	PendSV clear-pending bit. Write: 0 = no effect 1 = removes the pending state from the PendSV exception. This is a write only bit. When you want to clear PENDSV bit, you must "write 0 to PENDSVSET and write 1 to PENDSVCLR" at the same time.
[26]	<b>PENDTSET</b>	SysTick exception set-pending bit. Write: 0 = no effect 1 = changes SysTick exception state to pending. Read: 0 = SysTick exception is not pending 1 = SysTick exception is pending.
[25]	<b>PENDSTCLR</b>	SysTick exception clear-pending bit. Write: 0 = no effect 1 = removes the pending state from the SysTick exception. This is a write only bit. When you want to clear PENDST bit, you must "write 0 to PENDTSET and write 1 to PENDSTCLR" at the same time.
[24]	<b>Reserved</b>	Reserved
[23]	<b>ISRPREEMPT</b>	If set, a pending exception will be serviced on exit from the debug halt state. This is a read only bit.
[22]	<b>ISRPENDING</b>	Interrupt pending flag, excluding NMI and Faults: 0 = interrupt not pending 1 = interrupt pending. This is a read only bit.
[21:18]	<b>Reserved</b>	Reserved
[17:12]	<b>VECTPENDING</b>	Indicates the exception number of the highest priority pending enabled exception: 0 = no pending exceptions Nonzero = the exception number of the highest priority pending enabled exception.



Bits	Descriptions	
[11:6]	<b>Reserved</b>	Reserved
[5:0]	<b>VECTACTIVE</b>	Contains the active exception number 0 = Thread mode Nonzero = The exception number of the currently active exception.

### Application Interrupt and Reset Control Register (AIRCR)

Register	Offset	R/W	Description	Reset Value
AIRCR	SCS_BA+0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_0000

31	30	29	28	27	26	25	24
<b>VECTORKEY[15:8]</b>							
23	22	21	20	19	18	17	16
<b>VECTORKEY[7:0]</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>					<b>SYSRESET REQ</b>	<b>VECTCLKA CTIVE</b>	<b>Reserved</b>

Bits	Descriptions	
[31:16]	<b>VECTORKEY</b>	When write this register, this field should be 0x05FA, otherwise the write action will be unpredictable.
[15:3]	<b>Reserved</b>	Reserved
[2]	<b>SYSRESETREQ</b>	Writing this bit 1 will cause a reset signal to be asserted to the chip to indicate a reset is requested. The bit is a write only bit and self-clears as part of the reset sequence.
[1]	<b>VECTCLRACTIVE</b>	Set this bit to 1 will clears all active state information for fixed and configurable exceptions. The bit is a write only bit and can only be written when the core is halted.



Bits	Descriptions	
		<b>Note:</b> It is the debugger's responsibility to re-initialize the stack.
[0]	<b>Reserved</b>	Reserved



## System Control Register (SCR)

Register	Offset	R/W	Description	Reset Value
SCR	SCS_BA+0xD10	R/W	System Control Register	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			SEVONPEN D	Reserved	SLEEPDEE P	SLEEPONE XIT	Reserved

Bits	Descriptions	
[31:5]	Reserved	Reserved
[4]	SEVONPEND	<p>Send Event on Pending bit:</p> <p>0 = only enabled interrupts or events can wake-up the processor, disabled interrupts are excluded</p> <p>1 = enabled events and all interrupts, including disabled interrupts, can wake-up the processor.</p> <p>When an event or interrupt enters pending state, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE.</p> <p>The processor also wakes up on execution of an SEV instruction or an external event.</p>
[3]	Reserved	Reserved
[2]	SLEEPDEEP	<p>Controls whether the processor uses sleep or deep sleep as its low power mode:</p> <p>0 = sleep</p> <p>1 = deep sleep</p>
[1]	SLEEPONEXIT	<p>Indicates sleep-on-exit when returning from Handler mode to Thread mode:</p> <p>0 = do not sleep when returning to Thread mode.</p>





Bits	Descriptions	
		1 = enter sleep, or deep sleep, on return from an ISR to Thread mode. Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.
[0]	<b>Reserved</b>	Reserved



## System Handler Priority Register 2 (SHPR2)

Register	Offset	R/W	Description	Reset Value
SHPR2	SCS_BA + 0xD1C	R/W	System Handler Priority Register 2	0x00000000

31	30	29	28	27	26	25	24
PRI_11		Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bits	Descriptions	
[31:30]	PRI_11	Priority of system handler 11 – SVCcall “0” denotes the highest priority and “3” denotes lowest priority



## System Handler Priority Register 3 (SHPR3)

Register	Offset	R/W	Description	Reset Value
SHPR3	SCS_BA + 0xD20	R/W	System Handler Priority Register 3	0x00000000

31	30	29	28	27	26	25	24
PRI_15		Reserved					
23	22	21	20	19	18	17	16
PRI_14		Reserved					
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bits	Descriptions	
[31:30]	PRI_15	<b>Priority of system handler 15 – SysTick</b> “0” denotes the highest priority and “3” denotes lowest priority
[23:22]	PRI_14	<b>Priority of system handler 14 – PendSV</b> “0” denotes the highest priority and “3” denotes lowest priority

## 6.3 Clock Controller

### 6.3.1 Overview

The clock controller generates the clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection and clock divider. The chip will not enter power-down mode until CPU sets the power down enable bit (PWR\_DOWN\_EN) and Cortex-M0 core executes the WFI instruction. After that, chip enter power-down mode and wait for wake-up interrupt source triggered to leave power-down mode. In the power down mode, the clock controller turns off the external crystal and internal 22.1184 MHz oscillator to reduce the overall system power consumption.

### 6.3.2 Clock Generator Block Diagram

The clock generator consists of 4 sources which list below:

- One external 4~24 MHz crystal
- One internal 22.1184 MHz RC oscillator
- One programmable PLL FOUT(PLL source consists of external 4~24 MHz crystal and internal 22.1184M)
- One internal 10 kHz oscillator




Figure 6.3.2-1 Clock generator block diagram

## 6.3.3 System Clock & SysTick Clock

The system clock has 4 clock sources which were generated from clock generator block. The clock source switch depends on the register HCLK\_S(CLKSEL0[2:0]). The block diagram is shown in the Figure 6.3.3-1.




Figure 6.3.3-1 System Clock Block Diagram

The clock source of SysTick in Cortex-M0 core can use CPU clock or external clock (SYST\_CSR[2]). If using external clock, the SysTick clock (STCLK) has 4 clock sources. The clock source switch depends on the setting of the register STCLK\_S (CLKSEL0[5:3]). The block diagram is shown in the Figure 6.3.3-2.




Figure 6.3.3-2 SysTick clock Control Block Diagram

6.3.4 AHB Clock Source Select




Figure 6.3.4-1 AHB Clock Source for HCLK

## 6.3.5 Peripherals Clock Source Select

The peripherals clock had different clock source switch setting which depends on the different peripheral. Please refer the CLKSEL1 & APBCLK register description in Clock Source Select Control Register 1 (CLKSEL1) and APB Devices Clock Enable Control Register (APBCLK).




Figure 6.3.5-1 Peripherals Clock Source Select for PCLK



## 6.3.6 Power Down Mode (Deep Sleep Mode) Clock

When chip enter into power down mode, most of clock sources, peripheral clocks and system clock will be disabled directly. Internal 10kHz could be still active in power down/deep power down mode if CPU does not disable it before entering power down mode. IP engine clock could be still active in power down/deep power down mode if IP adopts internal 10kHz does not be disabled respectively.

## 6.3.7 Frequency Divider Output

This device is equipped a power-of-2 frequency divider which is composed by 16 chained divide-by-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to P3.6. Therefore there are 16 options of power-of-2 divided clocks with the frequency from  $F_{in}/2^1$  to  $F_{in}/2^{17}$  where  $F_{in}$  is input clock frequency to the clock divider.

The output formula is  $F_{out} = F_{in}/2^{(N+1)}$ , where  $F_{in}$  is the input clock frequency,  $F_{out}$  is the clock divider output frequency and N is the 4-bit value in `FREQDIV.FSEL[3:0]`.

When write 1 to `DIVIDER_EN (FRQDIV[4])`, the chained counter starts to count. When write 0 to `DIVIDER_EN (FRQDIV[4])`, the chained counter continuously runs till divided clock reaches low state and stay in low state.




Figure 6.3.7-1 Clock Source of Frequency Divider




Figure 6.3.7-2 Block Diagram of Frequency Divider

### 6.3.8 Clock Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
<b>CLK_BA = 0x5000_0200</b>				
PWRCON	CLK_BA + 0x00	R/W	System Power Down Control Register	0x0000_001X
AHBCLK	CLK_BA + 0x04	R/W	AHB Devices Clock Enable Control Register	0x0000_000D
APBCLK	CLK_BA + 0x08	R/W	APB Devices Clock Enable Control Register	0x0000_000x
CLKSTATUS	CLK_BA + 0x0C	R/W	Clock status monitor Register	0x0000_00XX
CLKSEL0	CLK_BA + 0x10	R/W	Clock Source Select Control Register 0	0x0000_003X
CLKSEL1	CLK_BA + 0x14	R/W	Clock Source Select Control Register 1	0xFFFF_FFFF
CLKDIV	CLK_BA + 0x18	R/W	Clock Divider Number Register	0x0000_0000
CLKSEL2	CLK_BA + 0x1C	R/W	Clock Source Select Control Register 2	0x0000_00FF
PLLCON	CLK_BA + 0x20	R/W	PLL Control Register	0x0005_C22E
FRQDIV	CLK_BA + 0x24	R/W	Frequency Divider Control Register	0x0000_0000

### 6.3.9 Clock Controller Registers Description

#### Power Down Control Register (PWRCON)

Register	Offset	R/W	Description	Reset Value
----------	--------	-----	-------------	-------------



PWRCON	CLK_BA+0x00	R/W	System Power Down Control Register	0x0000_001X
--------	-------------	-----	------------------------------------	-------------

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							PD_WAIT_C PU
7	6	5	4	3	2	1	0
PWR_DOWN _EN	PD_WU_STS	PD_WU_INT _EN	PD_WU_DLY	OSC10K_EN	OSC22M_EN	Reserved	XTL12M_EN

Bits	Descriptions	
[31:9]	Reserved	Reserve
[8]	PD_WAIT_C PU	<p><b>This bit control the power down entry condition (write-protected)</b></p> <p>1 = Chip enter power down mode when the both PWR_DOWN_EN bit is set to 1 and CPU run WFI instruction.</p> <p>0 = Chip entry power down mode when the PWR_DOWN_EN bit is set to 1</p>
[7]	PWR_DOWN _EN	<p><b>System power down enable bit (write-protected)</b></p> <p>When CPU sets this bit "1" the chip power down mode is enabled, and chip power-down behavior will depends on the PD_WAIT_CPU bit</p> <p>(a) If the PD_WAIT_CPU is "0", then the chip enters power down mode immediately after the PWR_DOWN_EN bit set.</p> <p>(b) if the PD_WAIT_CPU is "1", then the chip keeps active till the CPU sleep mode is also active and then the chip enters power down mode</p> <p>When chip wakes up from power down mode, this bit is auto cleared. Users need to set this bit again for next power down.</p> <p>When in power down mode, external crystal (4~ 24MHz) and the 22.1184 MHz OSC will be disabled in this mode, but the 10 kHz OSC is not controlled by power down mode.</p> <p>When in power down mode, the PLL and system clock are disabled, and ignored the clock source selection. The clocks of peripheral are not controlled by power down mode, if the peripheral clock source is from 10 kHz oscillator.</p> <p>1 = Chip enter the power down mode instant or wait CPU sleep command WFI</p> <p>0 = Chip operate in normal mode or CPU in idle mode (sleep mode) because of WFI command</p>



Bits	Descriptions	
[6]	PD_WU_STS	<p><b>Power down mode wake up interrupt status</b></p> <p>Set by “power down wake up event”, it indicates that resume from power down mode”</p> <p>The flag is set if the GPIO, UART, WDT, ACMP or BOD wakeup occurred</p> <p>Write 1 to clear the bit to zero.</p> <p>Note: This bit is working only if PD_WU_INT_EN (PWRCON[5]) set to 1.</p>
[5]	PD_WU_INT_EN	<p><b>Power down mode wake Up Interrupt Enable (write-protected)</b></p> <p>0 = Disable</p> <p>1 = Enable.</p> <p>The interrupt will occur when both PD_WU_STS and PD_WU_INT_EN are high.</p>
[4]	PD_WU_DLY	<p><b>Enable the wake up delay counter. (write-protected)</b></p> <p>When the chip wakes up from power down mode, the clock control will delay certain clock cycles to wait system clock stable.</p> <p>The delayed clock cycle is 4096 clock cycles when chip work at external crystal (4 ~ 24MHz), and 256 clock cycles when chip work at 22.1184 MHz oscillator.</p> <p>1 = Enable clock cycles delay</p> <p>0 = Disable clock cycles delay</p>
[3]	OSC10K_EN	<p><b>Internal 10 kHz Oscillator enable (write-protected)</b></p> <p>1 = 10 kHz Oscillation enable</p> <p>0 = 10 kHz Oscillation disable</p>
[2]	OSC22M_EN	<p><b>Internal 22.1184 MHz Oscillator enable (write-protected)</b></p> <p>1 = 22.1184 MHz Oscillation enable</p> <p>0 = 22.1184 MHz Oscillation disable</p>
[1]	Reserved	Reserve
[0]	XTL12M_EN	<p><b>External Crystal Oscillator enable (write-protected)</b></p> <p>The bit default value is set by flash controller user configuration register config0 [26:24]. When the default clock source is from external crystal, the bit is automatically set to “1”</p> <p>1 = Crystal oscillation enable</p> <p>0 = Crystal oscillation disable</p>

Register Instruction Mode	PWR_DOWN_EN	PD_WAIT_CPU	CPU run WFE/WFI instruction	Clock Gating
Normal Running Mode	0	0	NO	All Clock are disabled by control register
IDLE Mode (CPU entry Sleep Mode)	0	0	YES	Only CPU clock is disabled
Power_down Mode	1	0	NO	Most Clock are gating except 10 kHz and some WDT peripheral clock are still active.
Power_down Mode (CPU entry deep sleep mode)	1	1	YES	Most Clock are gating except 10 kHz and some WDT peripheral clock are still active.

Table 6.3-1 Power Down Mode Control Table

When chip enter power down mode, user can wakeup chip by some interrupt sources. User should enable related interrupt sources and NVIC IRQ enable bits (NVIC\_ISER) before set PWR\_DOWN\_EN bit in PWRCON[7] to ensure chip can enter power down and be wakeup successfully.



## AHB Devices Clock Enable Control Register (AHBCLK)

These bits for AHBCLK register are used to enable/disable system and AHB engine clock.

Register	Offset	R/W	Description	Reset Value
AHBCLK	CLK_BA +0x 04	R/W	AHB Devices Clock Enable Control Register	0x0000_000D

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				EBI_EN	ISP_EN	Reserved	Reserved

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	EBI_EN	<b>EBI Controller Clock Enable Control.</b> 1 = Enable the EBI controller clock. 0 = Disable the EBI controller clock.
[2]	ISP_EN	<b>Flash ISP Controller Clock Enable Control.</b> 1 = To enable the Flash ISP controller clock. 0 = To disable the Flash ISP controller clock.
[1:0]	Reserved	Reserve

## APB Devices Clock Enable Control Register (APBCLK)

These bits of APBCLK register are used to enable/disable clock for APB engine and peripherals.

Register	Offset	R/W	Description	Reset Value
----------	--------	-----	-------------	-------------



APBCLK	CLK_BA+ 0x08	R/W	APB Devices Clock Enable Control Register	0x0000_000X
--------	--------------	-----	---	-------------

31	30	29	28	27	26	25	24
Reserved	ACMP_EN	Reserved	ADC_EN	Reserved			
23	22	21	20	19	18	17	16
PWM67_EN	PWM45_EN	PWM23_EN	PWM01_EN	Reserved		UART1_EN	UART0_EN
15	14	13	12	11	10	9	8
Reserved		SPI1_EN	SPI0_EN	Reserved			I2C_EN
7	6	5	4	3	2	1	0
Reserved	FDIV_EN	TMR3_EN	TMR2_EN	TMR1_EN	TMR0_EN	Reserved	WDT_EN

Bits	Descriptions	
[31]	Reserved	Reserved
[30]	ACMP_EN	<b>Analog Comparator Clock Enable</b> 1 = Enable the Analog Comparator Clock 0 = Disable the Analog Comparator Clock
[29]	Reserved	Reserved
[28]	ADC_EN	<b>Analog-Digital-Converter (ADC) Clock Enable</b> 1 = Enable ADC clock 0 = Disable ADC clock
[27:24]	Reserved	Reserved
[23]	PWM67_EN	<b>PWM_67 Clock Enable</b> 1 = Enable PWM67 clock 0 = Disable PWM67 clock
[22]	PWM45_EN	<b>PWM_45 Clock Enable</b> 1 = Enable PWM45 clock 0 = Disable PWM45 clock
[21]	PWM23_EN	<b>PWM_23 Clock Enable</b> 1 = Enable PWM23 clock



Bits	Descriptions	
		0 = Disable PWM23 clock
[20]	<b>PWM01_EN</b>	<b>PWM_01 Clock Enable</b> 1 = Enable PWM01 clock 0 = Disable PWM01 clock
[19:18]	<b>Reserved</b>	Reserved
[17]	<b>UART1_EN</b>	<b>UART1 Clock Enable</b> 1 = Enable UART1 clock 0 = Disable UART1 clock
[16]	<b>UART0_EN</b>	<b>UART0 Clock Enable</b> 1 = Enable UART0 clock 0 = Disable UART0 clock
[15:14]	<b>Reserved</b>	Reserved
[13]	<b>SPI1_EN</b>	<b>SPI1 Clock Enable</b> 1 = Enable SPI1 Clock 0 = Disable SPI1 Clock
[12]	<b>SPI0_EN</b>	<b>SPI0 Clock Enable</b> 1 = Enable SPI0 Clock 0 = Disable SPI0 Clock
[11:9]	<b>Reserved</b>	Reserved
[8]	<b>I2C_EN</b>	<b>I<sup>2</sup>C Clock Enable</b> 1 = Enable I <sup>2</sup> C Clock 0 = Disable I <sup>2</sup> C Clock
[7]	<b>Reserved</b>	Reserved
[6]	<b>FDIV_EN</b>	<b>Clock Divider Clock Enable</b> 1 = Enable FDIV Clock 0 = Disable FDIV Clock
[5]	<b>TMR3_EN</b>	<b>Timer3 Clock Enable</b> 1 = Enable Timer3 Clock 0 = Disable Timer3 Clock





Bits	Descriptions	
[4]	<b>TMR2_EN</b>	<b>Timer2 Clock Enable</b> 1 = Enable Timer2 Clock 0 = Disable Timer2 Clock
[3]	<b>TMR1_EN</b>	<b>Timer1 Clock Enable</b> 1 = Enable Timer1 Clock 0 = Disable Timer1 Clock
[2]	<b>TMR0_EN</b>	<b>Timer0 Clock Enable</b> 1 = Enable Timer0 Clock 0 = Disable Timer0 Clock
[1]	<b>Reserved</b>	Reserved
[0]	<b>WDT_EN</b>	<b>Watchdog Timer Clock Enable (write-protected)</b> 1 = Enable Watchdog Timer Clock 0 = Disable Watchdog Timer Clock



## Clock status Register (CLKSTATUS)

These bits of this register are used to monitor if the chip clock source stable or not, and if clock switching failed.

Register	Offset	R/W	Description	Reset Value
CLKSTATUS	CLK_BA+0x0C	R/W	Clock status monitor Register	0x0000_00XX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
CLK_SW_FAIL	Reserved		OSC22M_STB	OSC10K_STB	PLL_STB	Reserved	XTL12M_STB

Bits	Descriptions	
[31:8]	Reserved	-
[7]	CLK_SW_FAIL	<b>Clock switch fail flag</b> 1 = Clock switch if fail 0 = Clock switch if success This bit will be set when target switch clock source is not stable. Write 1 to clear this bit to zero.
[6:5]	Reserved	-
[4]	OSC22M_STB	<b>OSC22M (Internal 22.1184 MHz) clock source stable flag (Read Only)</b> 1 = OSC22M clock is stable 0 = OSC22M clock is not stable or disable
[3]	OSC10K_STB	<b>OSC10K clock source stable flag (Read Only)</b> 1 = OSC10K clock is stable



Bits	Descriptions	
		0 = OSC10K clock is not stable or disable
[2]	<b>PLL_STB</b>	<b>PLL clock source stable flag (Read Only)</b> 1 = PLL clock is stable 0 = PLL clock is not stable or disable
[1]	<b>Reserved</b>	-
[0]	<b>XTL12M_STB</b>	<b>External Crystal clock source stable flag (Read Only)</b> 1 = External Crystal clock is stable 0 = External Crystal clock is not stable or disable



## Clock Source Select Control Register 0 (CLKSEL0)

Register	Offset	R/W	Description	Reset Value
CLKSEL0 <sup>[1]</sup>	CLK_BA + 0x10	R/W	Clock Source Select Control Register 0	0x0000_003X <sup>[2]</sup>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		STCLK_S			HCLK_S		

Bits	Descriptions	
[31:6]	Reserved	Reserved
[5:3]	STCLK_S	<p><b>MCU Cortex_M0 SysTick clock source select (write-protected)</b></p> <p>000 = Clock source from external crystal clock (4 ~ 24MHz)</p> <p>001 = Reserved</p> <p>010 = Clock source from external crystal clock/2 (4 ~ 24MHz)</p> <p>011 = Clock source from HCLK/2</p> <p>111 = Clock source from internal 22.1184 MHz oscillator clock/2</p> <p>Others = reserved</p>
[2:0]	HCLK_S	<p><b>HCLK clock source select (write-protected)</b></p> <p><b>Note:</b></p> <ol style="list-style-type: none"> <li>Before clock switching, the related clock sources (both pre-select and new-select) must be turn on</li> <li>The 3-bit default value is reloaded from the value of CFOSC (<a href="#">Config0[26:24]</a>) in user configuration register of Flash controller by any reset. Therefore the default value is either 000b or 111b.</li> </ol> <p>000 = Clock source from external crystal clock (4 ~ 24MHz)</p>

# NuMicro M051™ BN Series Technical Reference Manual



Bits	Descriptions
	001 = Reserved 010 = Clock source from PLL clock 011 = Clock source from internal 10 kHz oscillator clock 111 = Clock source from internal 22.1184 MHz oscillator clock Others = reserved



## Clock Source Select Control Register 1 (CLKSEL1)

Before clock switching the related clock sources (current and new) must be turned on.

Register	Offset	R/W	Description	Reset Value
CLKSEL1	CLK_BA + 0x14	R/W	Clock Source Select Control Register 1	0xFFFF_FFFF

31	30	29	28	27	26	25	24
PWM23_S		PWM01_S		Reserved		UART_S	
23	22	21	20	19	18	17	16
Reserved	TMR3_S			Reserved	TMR2_S		
15	14	13	12	11	10	9	8
Reserved	TMR1_S			Reserved	TMR0_S		
7	6	5	4	3	2	1	0
Reserved				ADC_S		WDT_S	

Bits	Descriptions
[31:30]	<p><b>PWM23_S</b></p> <p><b>PWM2 and PWM3 clock source select.</b>                      PWM2 and PWM3 uses the same Engine clock source, both of them use the same pre-scaler                      00 = Clock source from external crystal clock (4 ~ 24MHz)                      01 = Reserved                      10 = Clock source from HCLK                      11 = Clock source from internal 22.1184 MHz oscillator clock</p>
[29:28]	<p><b>PWM01_S</b></p> <p><b>PWM0 and PWM1 clock source select.</b>                      PWM0 and PWM1 uses the same Engine clock source, both of them use the same pre-scaler                      00 = Clock source from external crystal clock (4 ~ 24MHz)                      01 = Reserved                      10 = Clock source from HCLK                      11 = Clock source from internal 22.1184 MHz oscillator clock</p>



Bits	Descriptions	
[27:26]	<b>Reserved</b>	Reserved
[25:24]	<b>UART_S</b>	<b>UART clock source select.</b> 00 = Clock source from external crystal clock (4 ~ 24MHz) 01 = Clock source from PLL clock 10 = Reserved 11 = Clock source from internal 22.1184 MHz oscillator clock
[23]	<b>Reserved</b>	Reserved
[22:20]	<b>TMR3_S</b>	<b>TIMER3 clock source select.</b> 000 = Clock source from external crystal clock (4 ~ 24MHz) 010 = Clock source from HCLK 111 = Clock source from internal 22.1184 MHz oscillator clock Others = reserved
[19]	<b>Reserved</b>	Reserved
[18:16]	<b>TMR2_S</b>	<b>TIMER2 clock source select.</b> 000 = Clock source from external crystal clock (4 ~ 24MHz) 010 = Clock source from HCLK 111 = Clock source from internal 22.1184 MHz oscillator clock Others = reserved
[15]	<b>Reserved</b>	Reserved
[14:12]	<b>TMR1_S</b>	<b>TIMER1 clock source select.</b> 000 = Clock source from external crystal clock (4 ~ 24MHz) 010 = Clock source from HCLK 111 = Clock source from internal 22.1184 MHz oscillator clock Others = reserved
[11]	<b>Reserved</b>	Reserved
[10:8]	<b>TMR0_S</b>	<b>TIMER0 clock source select.</b> 000 = Clock source from external crystal clock (4 ~ 24 MHz) 010 = Clock source from HCLK 111 = Clock source from internal 22.1184 MHz oscillator clock Others = reserved



Bits	Descriptions	
[7:4]	<b>Reserved</b>	Reserved
[3:2]	<b>ADC_S</b>	<b>ADC clock source select</b> 00 = Clock source from external crystal clock (4 ~ 24MHz) 01 = Clock source from PLL clock 10 = Clock source from HCLK 11 = Clock source from internal 22.1184 MHz oscillator clock
[1:0]	<b>WDT_S</b>	<b>WDT clock source select (write-protected)</b> 00 = Clock source from external crystal clock. (4 ~ 24MHz) 01 = Reserved 10 = Clock source from HCLK/2048 clock 11 = Clock source from internal 10 kHz oscillator clock





## Clock Source Select Control Register (CLKSEL2)

Before clock switching the related clock sources (pre-select and new-select) must be turned on.

Register	Offset	R/W	Description	Reset Value
CLKSEL2	CLK_BA + 0x1C	R/W	Clock Source Select Control Register 2	0x0000_00FF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
PWM67_S		PWM45_S		FRQDIV_S		Reserved	

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:6]	PWM67_S	<p><b>PWM6 and PWM7 clock source select</b></p> <p>PWM6 and PWM7 used the same Engine clock source, both of them use the same pre-scaler</p> <p>00 = Clock source from external crystal clock (4 ~ 24MHz)</p> <p>01 = Reserved</p> <p>10 = Clock source from HCLK</p> <p>11 = Clock source from internal 22.1184 MHz oscillator clock</p>
[5:4]	PWM45_S	<p><b>PWM4 and PWM5 clock source select</b></p> <p>PWM4 and PWM5 used the same Engine clock source, both of them use the same pre-scaler</p> <p>00 = Clock source from external crystal clock (4 ~ 24 MHz)</p> <p>01 = Reserved</p> <p>10 = Clock source from HCLK</p>



Bits	Descriptions	
		11 = Clock source from internal 22.1184 MHz oscillator clock
[3:2]	<b>FRQDIV_S</b>	<b>Clock Divider Clock Source Select</b> 00 = Clock source from external crystal clock (4 ~ 24 MHz) 01 = Reserved 10 = Clock source from HCLK 11 = Clock source from internal 22.1184 MHz oscillator clock
[1:0]	<b>Reserved</b>	Reserved



## Clock Divider Register (CLKDIV)

Register	Offset	R/W	Description	Reset Value
CLKDIV	CLK_BA_ + 0x18	R/W	Clock Divider Number Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
ADC_N							
15	14	13	12	11	10	9	8
Reserved				UART_N			
7	6	5	4	3	2	1	0
Reserved				HCLK_N			

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:16]	ADC_N	<b>ADC clock divide number from ADC clock source</b> The ADC clock frequency = (ADC clock source frequency) / (ADC_N + 1)
[15:12]	Reserved	Reserved
[11:8]	UART_N	<b>UART clock divide number from UART clock source</b> The UART clock frequency = (UART clock source frequency) / (UART_N + 1)
[7:4]	Reserved	Reserved
[3:0]	HCLK_N	<b>HCLK clock divide number from HCLK clock source</b> The HCLK clock frequency = (HCLK clock source frequency) / (HCLK_N + 1)

## PLL Control Register ( PLLCON )

The PLL reference clock input is from the external crystal clock input (4 ~ 24 MHz) or from the



internal 22.1184 MHz oscillator. This register is used to control the PLL output frequency and PLL operating mode

Register	Offset	R/W	Description	Reset Value
PLLCON	CLK_BA + 0x20	R/W	PLL Control Register	0x0005_C22E

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				PLL_SRC	OE	BP	PD
15	14	13	12	11	10	9	8
OUT_DV		IN_DV					FB_DV
7	6	5	4	3	2	1	0
FB_DV							

Bits	Descriptions	
[19]	PLL_SRC	PLL Source Clock Select 1 = PLL source clock from 22.1184 MHz oscillator 0 = PLL source clock from external crystal (4 ~ 24 MHz)
[18]	OE	PLL OE (FOUT enable) pin Control 0 = PLL FOUT enable 1 = PLL FOUT is fixed low
[17]	BP	PLL Bypass Control 0 = PLL is in normal mode (default) 1 = PLL clock output is same as clock input (XTALin)
[16]	PD	Power Down Mode. If set the IDLE bit "1" in PWRCON register, the PLL will enter power down mode too 0 = PLL is in normal mode 1 = PLL is in power-down mode (default)
[15:14]	OUT_DV	PLL Output Divider Control



Bits	Descriptions	
[13:9]	<b>IN_DV</b>	PLL Input Divider Control
[8:0]	<b>FB_DV</b>	PLL Feedback Divider Control



## PLL Output Clock Frequency Setting

$$F_{OUT} = F_{IN} \times \frac{NF}{NR} \times \frac{1}{NO}$$

Constrain:

1.  $4MHz < F_{IN} < 24MHz$

2.  $800KHz < \frac{F_{IN}}{2 * NR} < 7.5MHz$

3.  $100MHz < FCO = F_{IN} \times \frac{NF}{NR} < 200MHz$   
 $120MHz < FCO$  is preferred

Symbol	Description
FOUT	Output Clock Frequency
FIN	Input (Reference) Clock Frequency
NR	Input Divider (IN_DV + 2)
NF	Feedback Divider (FB_DV + 2)
NO	OUT_DV="00": NO = 1 OUT_DV="01": NO = 2 OUT_DV="10": NO = 2 OUT_DV="11": NO = 4

Default PLL Frequency Setting:

The default value of PLLCON is 0xC22E.

FIN = 12 MHz

NR = (1+2) = 3

NF = (46+2) = 48

NO = 4

FOUT = 12/4 x 48 x 1/3 = 48 MHz

## Frequency Divider Control Register (FRQDIV)

Register	Offset	R/W	Description	Reset Value
----------	--------	-----	-------------	-------------



FRQDIV	CLK_BA+ 0x24	R/W	Frequency Divider Control Register	0x0000_0000
--------	--------------	-----	------------------------------------	-------------

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			DIVIDER_EN	FSEL			

Bits	Descriptions	
[31:5]	Reserved	Reserved
[4]	DIVIDER_EN	<b>Frequency Divider Enable Bit</b> 0 = Disable Frequency Divider 1 = Enable Frequency Divider
[3:0]	FSEL	<b>Divider Output Frequency Selection Bits</b> The formula of output frequency is $F_{out} = F_{in}/2^{(N+1)},$ F <sub>in</sub> is the input clock frequency F <sub>out</sub> is the frequency of divider output clock N is the 4-bit value of FSEL[3:0].

## 6.4 General Purpose I/O

### 6.4.1 Overview

There are 40 General Purpose I/O pins shared with special feature functions in this MCU. The 40 pins are arranged in 5 ports named with P0, P1, P2, P3 and P4. Each port equips maximum 8 pins. Each one of the 40 pins is independent and has the corresponding register bits to control the pin mode function and data

The I/O type of each of I/O pins can be software configured individually as input, output, open-drain or quasi-bidirectional mode. The all pins of I/O type stay in quasi-bidirectional mode and port

Publication Release Date: Mar. 19, 2012

Revision V1.03

data register Px\_DOUT[7:0] resets to 0x000\_00FF. Each I/O pin equips a very weakly individual pull-up resistor which is about 110KΩ~300KΩ for V<sub>DD</sub> is from 5.0V to 2.5V.

### 6.4.1.1 Input Mode Explanation

Set Px\_PMD(PMDn[1:0]) to 00b the Px[n] pin is in Input mode and the I/O pin is in tri-state(high impedance) without output drive capability. The Px\_PIN value reflects the status of the corresponding port pins.

### 6.4.1.2 Output Mode Explanation

Set Px\_PMD(PMDn[1:0]) to 2'b01 the Px[n] pin is in Output mode and the I/O pin supports digital output function with source/sink current capability. The bit value in the corresponding bit [n] of Px\_DOUT is driven on the pin.




Figure 6.4.1-1 Push-Pull Output



### 6.4.1.3 Open-Drain Mode Explanation

Set  $Px\_PMD(PMDn[1:0])$  to  $2'b10$  the  $Px[n]$  pin is in Open-Drain mode and the I/O pin supports digital output function but only with sink current capability, an additional pull-up resistor is needed for driving high state. If the bit value in the corresponding bit  $[n]$  of  $Px\_DOUT$  is "0", the pin drive a "low" output on the pin. If the bit value in the corresponding bit  $[n]$  of  $Px\_DOUT$  is "1", the pin output drives high that is controlled by the internal pull-up resistor or the external pull high resistor.




Figure 6.4.1-2 Open-Drain Output

### 6.4.1.4 Quasi-bidirectional Mode Explanation

Set  $Px\_PMD(PMDn[1:0])$  to  $2'b11$  the  $Px[n]$  pin is in Quasi-bidirectional mode and the I/O pin supports digital output and input function at the same time but the source current is only up to hundreds  $\mu A$ . Before the digital input function is performed the corresponding bit in  $Px\_DOUT$  must be set to 1. The quasi-bidirectional output is common on the 80C51 and most of its derivatives. If the bit value in the corresponding bit  $[n]$  of  $Px\_DOUT$  is "0", the pin drive a "low" output on the pin. If the bit value in the corresponding bit  $[n]$  of  $Px\_DOUT$  is "1", the pin will check the pin value. If pin value is high, no action takes. If pin state is low, then pin will drive strong high with 2 clock cycles on the pin and then disable the strong output drive and then the pin status is control by internal pull-up resistor. Note that the source current capability in quasi-bidirectional mode is only about  $200\mu A$  to  $30\mu A$  for  $V_{DD}$  is form 5.0V to 2.5V




Figure 6.4.1-3 Quasi-bidirectional I/O Mode



## 6.4.2 Port 0-4 Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
<b>GP_BA = 0x5000_4000</b>				
P0_PMD	GP_BA+0x000	R/W	P0 Pin I/O Mode Control	0x0000_FFFF
P0_OFFD	GP_BA+0x004	R/W	P0 Digital Input Path Disable Control	0x0000_0000
P0_DOUT	GP_BA+0x008	R/W	P0 Data Output Value	0x0000_00FF
P0_DMASK	GP_BA+0x00C	R/W	P0 Data Output Write Mask	0x0000_0000
P0_PIN	GP_BA+0x010	R	P0 Pin Value	0x0000_00XX
P0_DBEN	GP_BA+0x014	R/W	P0 De-bounce Enable	0x0000_0000
P0_IMD	GP_BA+0x018	R/W	P0 Interrupt Mode Control	0x0000_0000
P0_IEN	GP_BA+0x01C	R/W	P0 Interrupt Enable	0x0000_0000
P0_ISRC	GP_BA+0x020	R/WC	P0 Interrupt Source Flag	0xXXXX_XXXX
P1_PMD	GP_BA+0x040	R/W	P1 Pin I/O Mode Control	0x0000_FFFF
P1_OFFD	GP_BA+0x044	R/W	P1 Digital Input Path Disable Control	0x0000_0000
P1_DOUT	GP_BA+0x048	R/W	P1 Data Output Value	0x0000_00FF
P1_DMASK	GP_BA+0x04C	R/W	P1 Data Output Write Mask	0x0000_0000
P1_PIN	GP_BA+0x050	R	P1 Pin Value	0x0000_00XX
P1_DBEN	GP_BA+0x054	R/W	P1 De-bounce Enable	0x0000_0000
P1_IMD	GP_BA+0x058	R/W	P1 Interrupt Mode Control	0x0000_0000
P1_IEN	GP_BA+0x05C	R/W	P1 Interrupt Enable	0x0000_0000
P1_ISRC	GP_BA+0x060	R/WC	P1 Interrupt Source Flag	0xXXXX_XXXX
P2_PMD	GP_BA+0x080	R/W	P2 Pin I/O Mode Control	0x0000_FFFF
P2_OFFD	GP_BA+0x084	R/W	P2 Digital Input Path Disable Control	0x0000_0000
P2_DOUT	GP_BA+0x088	R/W	P2 Data Output Value	0x0000_00FF
P2_DMASK	GP_BA+0x08C	R/W	P2 Data Output Write Mask	0x0000_0000

# NuMicro M051™ BN Series Technical Reference Manual



Register	Offset	R/W	Description	Reset Value
P2_PIN	GP_BA+0x090	R	P2 Pin Value	0x0000_00XX
P2_DBEN	GP_BA+0x094	R/W	P2 De-bounce Enable	0x0000_0000
P2_IMD	GP_BA+0x098	R/W	P2 Interrupt Mode Control	0x0000_0000
P2_IEN	GP_BA+0x09C	R/W	P2 Interrupt Enable	0x0000_0000
P2_ISRC	GP_BA+0x0A0	R/WC	P2 Interrupt Source Flag	0xFFFF_XXXX
P3_PMD	GP_BA+0x0C0	R/W	P3 Pin I/O Mode Control	0x0000_FFFF
P3_OFFD	GP_BA+0x0C4	R/W	P3 Digital Input Path Disable Control	0x0000_0000
P3_DOUT	GP_BA+0x0C8	R/W	P3 Data Output Value	0x0000_00FF
P3_DMASK	GP_BA+0x0CC	R/W	P3 Data Output Write Mask	0x0000_0000
P3_PIN	GP_BA+0x0D0	R	P3 Pin Value	0x0000_00XX
P3_DBEN	GP_BA+0x0D4	R/W	P3 De-bounce Enable	0x0000_0000
P3_IMD	GP_BA+0x0D8	R/W	P3 Interrupt Mode Control	0x0000_0000
P3_IEN	GP_BA+0x0DC	R/W	P3 Interrupt Enable	0x0000_0000
P3_ISRC	GP_BA+0x0E0	R/WC	P3 Interrupt Source Flag	0xFFFF_XXXX
P4_PMD	GP_BA+0x100	R/W	P4 Pin I/O Mode Control	0x0000_FFFF
P4_OFFD	GP_BA+0x104	R/W	P4 Digital Input Path Disable Control	0x0000_0000
P4_DOUT	GP_BA+0x108	R/W	P4 Data Output Value	0x0000_00FF
P4_DMASK	GP_BA+0x10C	R/W	P4 Data Output Write Mask	0x0000_0000
P4_PIN	GP_BA+0x110	R	P4 Pin Value	0x0000_00XX
P4_DBEN	GP_BA+0x114	R/W	P4 De-bounce Enable	0x0000_0000
P4_IMD	GP_BA+0x118	R/W	P4 Interrupt Mode Control	0x0000_0000
P4_IEN	GP_BA+0x11C	R/W	P4 Interrupt Enable	0x0000_0000
P4_ISRC	GP_BA+0x120	R/WC	P4 Interrupt Source Flag	0xFFFF_XXXX
DBNCECON	GP_BA+0x180	R/W	De-bounce Cycle Control	0x0000_0020
P00_DOUT	GP_BA+0x200	R/W	P0.0 Data Output Value	0x0000_0001

# NuMicro M051™ BN Series Technical Reference Manual



Register	Offset	R/W	Description	Reset Value
P01_DOUT	GP_BA+0x204	R/W	P0.1 Data Output Value	0x0000_0001
P02_DOUT	GP_BA+0x208	R/W	P0.2 Data Output Value	0x0000_0001
P03_DOUT	GP_BA+0x20C	R/W	P0.3 Data Output Value	0x0000_0001
P04_DOUT	GP_BA+0x210	R/W	P0.4 Data Output Value	0x0000_0001
P05_DOUT	GP_BA+0x214	R/W	P0.5 Data Output Value	0x0000_0001
P06_DOUT	GP_BA+0x218	R/W	P0.6 Data Output Value	0x0000_0001
P07_DOUT	GP_BA+0x21C	R/W	P0.7 Data Output Value	0x0000_0001
P10_DOUT	GP_BA+0x220	R/W	P1.0 Data Output Value	0x0000_0001
P11_DOUT	GP_BA+0x224	R/W	P1.1 Data Output Value	0x0000_0001
P12_DOUT	GP_BA+0x228	R/W	P1.2 Data Output Value	0x0000_0001
P13_DOUT	GP_BA+0x22C	R/W	P1.3 Data Output Value	0x0000_0001
P14_DOUT	GP_BA+0x230	R/W	P1.4 Data Output Value	0x0000_0001
P15_DOUT	GP_BA+0x234	R/W	P1.5 Data Output Value	0x0000_0001
P16_DOUT	GP_BA+0x238	R/W	P1.6 Data Output Value	0x0000_0001
P17_DOUT	GP_BA+0x23C	R/W	P1.7 Data Output Value	0x0000_0001
P20_DOUT	GP_BA+0x240	R/W	P2.0 Data Output Value	0x0000_0001
P21_DOUT	GP_BA+0x244	R/W	P2.1 Data Output Value	0x0000_0001
P22_DOUT	GP_BA+0x248	R/W	P2.2 Data Output Value	0x0000_0001
P23_DOUT	GP_BA+0x24C	R/W	P2.3 Data Output Value	0x0000_0001
P24_DOUT	GP_BA+0x250	R/W	P2.4 Data Output Value	0x0000_0001
P25_DOUT	GP_BA+0x254	R/W	P2.5 Data Output Value	0x0000_0001
P26_DOUT	GP_BA+0x258	R/W	P2.6 Data Output Value	0x0000_0001
P27_DOUT	GP_BA+0x25C	R/W	P2.7 Data Output Value	0x0000_0001
P30_DOUT	GP_BA+0x260	R/W	P3.0 Data Output Value	0x0000_0001
P31_DOUT	GP_BA+0x264	R/W	P3.1 Data Output Value	0x0000_0001
P32_DOUT	GP_BA+0x268	R/W	P3.2 Data Output Value	0x0000_0001



Register	Offset	R/W	Description	Reset Value
P33_DOUT	GP_BA+0x26C	R/W	P3.3 Data Output Value	0x0000_0001
P34_DOUT	GP_BA+0x270	R/W	P3.4 Data Output Value	0x0000_0001
P35_DOUT	GP_BA+0x274	R/W	P3.5 Data Output Value	0x0000_0001
P36_DOUT	GP_BA+0x278	R/W	P3.6 Data Output Value	0x0000_0001
P37_DOUT	GP_BA+0x27C	R/W	P3.7 Data Output Value	0x0000_0001
P40_DOUT	GP_BA+0x280	R/W	P4.0 Data Output Value	0x0000_0001
P41_DOUT	GP_BA+0x284	R/W	P4.1 Data Output Value	0x0000_0001
P42_DOUT	GP_BA+0x288	R/W	P4.2 Data Output Value	0x0000_0001
P43_DOUT	GP_BA+0x28C	R/W	P4.3 Data Output Value	0x0000_0001
P44_DOUT	GP_BA+0x290	R/W	P4.4 Data Output Value	0x0000_0001
P45_DOUT	GP_BA+0x294	R/W	P4.5 Data Output Value	0x0000_0001
P46_DOUT	GP_BA+0x298	R/W	P4.6 Data Output Value	0x0000_0001
P47_DOUT	GP_BA+0x29C	R/W	P4.7 Data Output Value	0x0000_0001



## 6.4.3 Port 0-4 Controller Registers Description

### Port 0-4 I/O Mode Control (Px\_PMD)

Register	Offset	R/W	Description	Reset Value
P0_PMD	GP_BA+0x000	R/W	P0 Pin I/O Mode Control	0x0000_FFFF
P1_PMD	GP_BA+0x040	R/W	P1 Pin I/O Mode Control	0x0000_FFFF
P2_PMD	GP_BA+0x080	R/W	P2 Pin I/O Mode Control	0x0000_FFFF
P3_PMD	GP_BA+0x0C0	R/W	P3 Pin I/O Mode Control	0x0000_FFFF
P4_PMD	GP_BA+0x100	R/W	P4 Pin I/O Mode Control	0x0000_FFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PMD7		PMD6		PMD5		PMD4	
7	6	5	4	3	2	1	0
PMD3		PMD2		PMD1		PMD0	

Bits	Descriptions	
[31:16]	Reserved	Reserved
[2n+1 :2n]	PMDn	<p><b>Px I/O Pin[n] Mode Control</b></p> <p>Determine each I/O type of Px pins</p> <p>00 = Px [n] pin is in INPUT mode.</p> <p>01 = Px [n] pin is in OUTPUT mode.</p> <p>10 = Px [n] pin is in Open-Drain mode.</p> <p>11 = Px [n] pin is in Quasi-bidirectional mode.</p> <p>x=0~4, n = 0~7</p>



## Port 0-4 Digital Input Path Disable Control (Px\_OFFD)

Register	Offset	R/W	Description	Reset Value
P0_OFFD	GP_BA+0x004	R/W	P0 Digital Input Path Disable Control	0x0000_0000
P1_OFFD	GP_BA+0x044	R/W	P1 Digital Input Path Disable Control	0x0000_0000
P2_OFFD	GP_BA+0x084	R/W	P2 Digital Input Path Disable Control	0x0000_0000
P3_OFFD	GP_BA+0x0C4	R/W	P3 Digital Input Path Disable Control	0x0000_0000
P4_OFFD	GP_BA+0x104	R/W	P4 Digital Input Path Disable Control	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
OFFD							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:16]	OFFD	<b>OFFD: Px Pin[n] Digital Input Path Disable Control</b> 1 = Disable IO digital input path (digital input tied to low) 0 = Enable IO digital input path x=0~4, n = 0~7
[15:0]	Reserved	Reserved

## Port 0-4 Data Output Value (Px\_DOUT)

Register	Offset	R/W	Description	Reset Value
P0_DOUT	GP_BA+0x008	R/W	P0 Data Output Value	0x0000_00FF



Register	Offset	R/W	Description	Reset Value
P1_DOUT	GP_BA+0x048	R/W	P1 Data Output Value	0x0000_00FF
P2_DOUT	GP_BA+0x088	R/W	P2 Data Output Value	0x0000_00FF
P3_DOUT	GP_BA+0x0C8	R/W	P3 Data Output Value	0x0000_00FF
P4_DOUT	GP_BA+0x108	R/W	P4 Data Output Value	0x0000_00FF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
DOUT[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[n]	DOUT[n]	<p><b>Px Pin[n] Output Value</b></p> <p>Each of these bits control the status of a Px pin when the Px pin is configured as output, open-drain and quasi-mode.</p> <p>1 = Px Pin[n] will drive High if the corresponding output mode enabling bit is set.</p> <p>0 = Px Pin[n] will drive Low if the corresponding output mode enabling bit is set.</p> <p>x=0~4, n = 0~7</p>





## Port0-4 Data Output Write Mask (Px\_DMASK)

Register	Offset	R/W	Description	Reset Value
P0_DMASK	GP_BA+0x00C	R/W	P0 Data Output Write Mask	0xFFFF_XX00
P1_DMASK	GP_BA+0x04C	R/W	P1 Data Output Write Mask	0xFFFF_XX00
P2_DMASK	GP_BA+0x08C	R/W	P2 Data Output Write Mask	0xFFFF_XX00
P3_DMASK	GP_BA+0x0CC	R/W	P3 Data Output Write Mask	0xFFFF_XX00
P4_DMASK	GP_BA+0x10C	R/W	P4 Data Output Write Mask	0xFFFF_XX00

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
DMASK[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[n]	DMASK[n]	<p><b>Px Data Output Write Mask</b> (write-protected)</p> <p>These bits are used to protect the corresponding register of Px_DOUT bit[n]. When set the DMASK bit[n] to 1, the corresponding Px_DOUT[n] bit is protected. The write signal is masked, write data to the protect bit is ignored</p> <p>1 = The corresponding Px_DOUT[n] bit is protected</p> <p>0 = The corresponding Px_DOUT[n] bit can be updated</p> <p>Note: This function only protect corresponding Px_DOUT[n] bit, and will not protect corresponding bit control register (P0x_DOUT, P1x_DOUT, P2x_DOUT, P3x_DOUT, P4x_DOUT).</p>



## Port 0-4 Pin Value (Px\_PIN)

Register	Offset	R/W	Description	Reset Value
P0_PIN	GP_BA+0x010	R	P0 Pin Value	0x0000_00XX
P1_PIN	GP_BA+0x050	R	P1 Pin Value	0x0000_00XX
P2_PIN	GP_BA+0x090	R	P2 Pin Value	0x0000_00XX
P3_PIN	GP_BA+0x0D0	R	P3 Pin Value	0x0000_00XX
P4_PIN	GP_BA+0x110	R	P4 Pin Value	0x0000_00XX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
PIN[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[n]	PIN[n]	<b>Px Pin Values</b> The value read from each of these bit reflects the actual status of the respective Px pin x=0~4, n = 0~7



## Port 0-4 De-bounce Enable (Px\_DBEN)

Register	Offset	R/W	Description	Reset Value
P0_DBEN	GP_BA+0x014	R/W	P0 De-bounce Enable	0xFFFF_XX00
P1_DBEN	GP_BA+0x054	R/W	P1 De-bounce Enable	0xFFFF_XX00
P2_DBEN	GP_BA+0x094	R/W	P2 De-bounce Enable	0xFFFF_XX00
P3_DBEN	GP_BA+0x0D4	R/W	P3 De-bounce Enable	0xFFFF_XX00
P4_DBEN	GP_BA+0x114	R/W	P4 De-bounce Enable	0xFFFF_XX00

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
DBEN[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[n]	DBEN[n]	<p><b>Px Input Signal De-bounce Enable</b></p> <p>DBEN[n] used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt.</p> <p>The DBEN[n] is used for "edge-trigger" interrupt only, and ignored for "level trigger" interrupt</p> <p>0 = The bit[n] de-bounce function is disabled</p> <p>1 = The bit[n] de-bounce function is enabled</p> <p>The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.</p> <p>x=0~4, n = 0~7</p> <p><b>Note:</b> It is recommended setting this bit to '0' if GPIO is chosen as power down wakeup source. If set this bit to '1', will cause GPIO to produce interrupt twice. One is caused by wake up event, the other one is caused by delayed de-bounce result.</p>



## Port 0-4 Interrupt Mode Control (Px\_IMD)

Register	Offset	R/W	Description	Reset Value
P0_IMD	GP_BA+0x018	R/W	P0 Interrupt Mode Control	0xFFFF_XX00
P1_IMD	GP_BA+0x058	R/W	P1 Interrupt Mode Control	0xFFFF_XX00
P2_IMD	GP_BA+0x098	R/W	P2 Interrupt Mode Control	0xFFFF_XX00
P3_IMD	GP_BA+0x0D8	R/W	P3 Interrupt Mode Control	0xFFFF_XX00
P4_IMD	GP_BA+0x118	R/W	P4 Interrupt Mode Control	0xFFFF_XX00

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
IMD[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[n]	IMD[n]	<p><b>Port 0-4 Interrupt Mode Control</b></p> <p>IMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.</p> <p>1 = Level trigger interrupt 0 = Edge trigger interrupt</p> <p>If set pin as the level trigger interrupt, then only one level can be set on the registers Px_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur</p> <p>The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.</p> <p>x=0~4, n = 0~7</p>



## Port 0-4 Interrupt Enable Control (Px\_IEN)

Register	Offset	R/W	Description	Reset Value
P0_IEN	GP_BA+0x01C	R/W	P0 Interrupt Enable	0x0000_0000
P1_IEN	GP_BA+0x05C	R/W	P1 Interrupt Enable	0x0000_0000
P2_IEN	GP_BA+0x09C	R/W	P2 Interrupt Enable	0x0000_0000
P3_IEN	GP_BA+0x0DC	R/W	P3 Interrupt Enable	0x0000_0000
P4_IEN	GP_BA+0x11C	R/W	P4 Interrupt Enable	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
IR_EN[7:0]							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
IF_EN[7:0]							

Bits	Descriptions	
[31:24]	Reserved	Reserved
[n+16]	IR_EN[n]	<p><b>Port 0-4 Interrupt Enable by Input Rising Edge or Input Level High</b></p> <p>IR_EN[n] used to enable the interrupt for each of the corresponding input Px[n]. Set bit "1" also enable the pin wakeup function</p> <p>When set the IR_EN[n] bit "1":</p> <p>If the interrupt is level mode trigger, the input Px[n] state at level "high" will generate the interrupt.</p> <p>If the interrupt is edge mode trigger, the input Px[n] state change from "low-to-high" will generate the interrupt.</p> <p>1 = Enable the Px[n] level-high or low-to-high interrupt                      0 = Disable the Px[n] level-high or low-to-high interrupt.</p> <p>x=0~4, n = 0~7</p>
[15:8]	Reserved	Reserved



Bits	Descriptions	
[n]	<b>IF_EN[n]</b>	<p><b>Port 0-4 Interrupt Enable by Input Falling Edge or Input Level Low</b></p> <p>IF_EN[n] used to enable the interrupt for each of the corresponding input Px[n]. Set bit “1” also enable the pin wakeup function</p> <p>When set the IF_EB[n] bit “1”:</p> <p>If the interrupt is level mode trigger, the input Px[n] state at level “low” will generate the interrupt.</p> <p>If the interrupt is edge mode trigger, the input Px[n] state change from “high-to-low” will generate the interrupt.</p> <p>1 = Enable the Px[n] state low-level or high-to-low change interrupt                      0 = Disable the Px[n] state low-level or high-to-low change interrupt</p> <p>x=0~4, n = 0~7</p>



## Port 0-4 Interrupt Trigger Source (Px\_ISRC)

Register	Offset	R/W	Description	Reset Value
P0_ISRC	GP_BA+0x020	R/WC	P0 Interrupt Source Flag	0x0000_0000
P1_ISRC	GP_BA+0x060	R/WC	P1 Interrupt Source Flag	0x0000_0000
P2_ISRC	GP_BA+0x0A0	R/WC	P2 Interrupt Source Flag	0x0000_0000
P3_ISRC	GP_BA+0x0E0	R/WC	P3 Interrupt Source Flag	0x0000_0000
P4_ISRC	GP_BA+0x120	R/WC	P4 Interrupt Source Flag	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
IF_ISRC[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[n]	ISRC[n]	<p><b>Port 0-4 Interrupt Source Flag</b></p> <p>Read :</p> <p>1 = Indicates Px[n] generate an interrupt 0 = No interrupt at Px[n]</p> <p>Write :</p> <p>1= Clear the correspond pending interrupt 0= No action</p> <p>x=0-4, n = 0-7</p>



## Interrupt De-bounce Cycle Control (DBNCECON)

Register	Offset	R/W	Description	Reset Value
DBNCECON	GP_BA+0x180	R/W	External Interrupt De-bounce Control	0x0000_0020

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		ICLK_ON	DBCLKSRC	DBCLKSEL			

Bits	Descriptions											
[5]	ICLK_ON	<p><b>Interrupt clock On mode</b></p> <p>Set this bit "0" will disable the interrupt generate circuit clock, if the pin[n] interrupt is disabled</p> <p>0 = disable the clock if the P0/1/2/3/4[n] interrupt is disabled</p> <p>1 = interrupt generated circuit clock always enable</p> <p>n=0~7</p>										
[4]	DBCLKSRC	<p><b>De-bounce counter clock source select</b></p> <p>1 = De-bounce counter clock source is the internal 10kHz clock</p> <p>0 = De-bounce counter clock source is the HCLK</p>										
[3:0]	DBCLKSEL	<p><b>De-bounce sampling cycle selection</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>DBCLKSEL</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Sample interrupt input once per 1 clocks</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Sample interrupt input once per 2 clocks</td> </tr> <tr> <td style="text-align: center;">2</td> <td>Sample interrupt input once per 4 clocks</td> </tr> <tr> <td style="text-align: center;">3</td> <td>Sample interrupt input once per 8 clocks</td> </tr> </tbody> </table>	DBCLKSEL	Description	0	Sample interrupt input once per 1 clocks	1	Sample interrupt input once per 2 clocks	2	Sample interrupt input once per 4 clocks	3	Sample interrupt input once per 8 clocks
DBCLKSEL	Description											
0	Sample interrupt input once per 1 clocks											
1	Sample interrupt input once per 2 clocks											
2	Sample interrupt input once per 4 clocks											
3	Sample interrupt input once per 8 clocks											





Bits	Descriptions																								
	<table border="1"> <tbody> <tr> <td data-bbox="578 396 753 457">4</td> <td data-bbox="753 396 1328 457">Sample interrupt input once per 16 clocks</td> </tr> <tr> <td data-bbox="578 457 753 518">5</td> <td data-bbox="753 457 1328 518">Sample interrupt input once per 32 clocks</td> </tr> <tr> <td data-bbox="578 518 753 579">6</td> <td data-bbox="753 518 1328 579">Sample interrupt input once per 64 clocks</td> </tr> <tr> <td data-bbox="578 579 753 640">7</td> <td data-bbox="753 579 1328 640">Sample interrupt input once per 128 clocks</td> </tr> <tr> <td data-bbox="578 640 753 701">8</td> <td data-bbox="753 640 1328 701">Sample interrupt input once per 256 clocks</td> </tr> <tr> <td data-bbox="578 701 753 762">9</td> <td data-bbox="753 701 1328 762">Sample interrupt input once per 2*256 clocks</td> </tr> <tr> <td data-bbox="578 762 753 823">10</td> <td data-bbox="753 762 1328 823">Sample interrupt input once per 4*256clocks</td> </tr> <tr> <td data-bbox="578 823 753 884">11</td> <td data-bbox="753 823 1328 884">Sample interrupt input once per 8*256 clocks</td> </tr> <tr> <td data-bbox="578 884 753 945">12</td> <td data-bbox="753 884 1328 945">Sample interrupt input once per 16*256 clocks</td> </tr> <tr> <td data-bbox="578 945 753 1005">13</td> <td data-bbox="753 945 1328 1005">Sample interrupt input once per 32*256 clocks</td> </tr> <tr> <td data-bbox="578 1005 753 1066">14</td> <td data-bbox="753 1005 1328 1066">Sample interrupt input once per 64*256 clocks</td> </tr> <tr> <td data-bbox="578 1066 753 1096">15</td> <td data-bbox="753 1066 1328 1096">Sample interrupt input once per 128*256 clocks</td> </tr> </tbody> </table>	4	Sample interrupt input once per 16 clocks	5	Sample interrupt input once per 32 clocks	6	Sample interrupt input once per 64 clocks	7	Sample interrupt input once per 128 clocks	8	Sample interrupt input once per 256 clocks	9	Sample interrupt input once per 2*256 clocks	10	Sample interrupt input once per 4*256clocks	11	Sample interrupt input once per 8*256 clocks	12	Sample interrupt input once per 16*256 clocks	13	Sample interrupt input once per 32*256 clocks	14	Sample interrupt input once per 64*256 clocks	15	Sample interrupt input once per 128*256 clocks
4	Sample interrupt input once per 16 clocks																								
5	Sample interrupt input once per 32 clocks																								
6	Sample interrupt input once per 64 clocks																								
7	Sample interrupt input once per 128 clocks																								
8	Sample interrupt input once per 256 clocks																								
9	Sample interrupt input once per 2*256 clocks																								
10	Sample interrupt input once per 4*256clocks																								
11	Sample interrupt input once per 8*256 clocks																								
12	Sample interrupt input once per 16*256 clocks																								
13	Sample interrupt input once per 32*256 clocks																								
14	Sample interrupt input once per 64*256 clocks																								
15	Sample interrupt input once per 128*256 clocks																								



## GPIO Port [P0/P1/P2/P3/P4] I/O Bit Output Control (Pxx\_DOUT)

Register	Offset	R/W	Description	Reset Value
P0x_DOUT	GP_BA+0x200 - GP_BA+0x21C	R/W	P0 Pin I/O Bit Output Control	0x0000_0001
P1x_DOUT	GP_BA+0x220 - GP_BA+0x23C	R/W	P1 Pin I/O Bit Output Control	0x0000_0001
P2x_DOUT	GP_BA+0x240 - GP_BA+0x25C	R/W	P2 Pin I/O Bit Output Control	0x0000_0001
P3x_DOUT	GP_BA+0x260 - GP_BA+0x27C	R/W	P3 Pin I/O Bit Output Control	0x0000_0001
P4x_DOUT	GP_BA+0x280 - GP_BA+0x29C	R/W	P4 Pin I/O Bit Output Control	0x0000_0001

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							Pxx_DOUT

Bits	Descriptions	
[0]	Pxx_DOUT	<b>Pxx I/O Pin Bit Output/Input Control</b> Write this bit can control one GPIO pin output value 1 = Set corresponding GPIO pin to high



Bits	Descriptions
	<p>0 = Set corresponding GPIO pin to low</p> <p>Read this register to get IO pin status.</p> <p>For example: write P00_DOUT will reflect the written value to bit P0_DOUT[0], read P00_DOUT will return the value of P0_PIN[0]</p>

## 6.5 I<sup>2</sup>C Serial Interface Controller (Master/Slave)

### 6.5.1 Overview

I<sup>2</sup>C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The I<sup>2</sup>C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Data is transferred between a Master and a Slave synchronously to SCL on the SDA line on a byte-by-byte basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to the Figure 6.5.1-1 for more detail I<sup>2</sup>C BUS Timing.




Figure 6.5.1-1 I<sup>2</sup>C Bus Timing

The device's on-chip I<sup>2</sup>C provides the serial interface that meets the I<sup>2</sup>C bus standard mode specification. The I<sup>2</sup>C port handles byte transfers autonomously. To enable this port, the bit ENS1 in I2CON should be set to '1'. The I<sup>2</sup>C H/W interfaces to the I<sup>2</sup>C bus via two pins: SDA (serial data line) and SCL (serial clock line). Pull up resistor is needed on pin SDA and SCL for I<sup>2</sup>C operation as these are open drain pins. When the I/O pins are used as I<sup>2</sup>C port, user must set the pins function to I<sup>2</sup>C in advance.

## 6.5.2 Features

The I<sup>2</sup>C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Support Master and Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Built-in a 14-bit time-out counter will request the I<sup>2</sup>C interrupt if the I<sup>2</sup>C bus hangs up and timer-out counter overflows.
- External pull-up are needed for high output
- Programmable clocks allow versatile rate control
- Supports 7-bit addressing mode
- I<sup>2</sup>C-bus controllers support multiple address recognition ( Four slave address with mask option)

## 6.5.3 Function Description

### 6.5.3.1 I<sup>2</sup>C Protocol

Normally, a standard communication consists of four parts:

- 1) START or Repeated START signal generation
- 2) Slave address and R/W bit transfer
- 3) Data transfer
- 4) STOP signal generation




Figure 6.5.3-1 I<sup>2</sup>C Protocol

### 6.5.3.2 Data transfer on the I<sup>2</sup>C -bus

Figure 6.5.3-2 shows a master-transmitter transmits to slave-receiver. A master-transmitter addresses a slave-receiver with a 7-bit address and transmits data immediately after the first byte. The transfer direction is not changed




Figure 6.5.3-2 Master Transmits Data to Slave

At the moments of the first acknowledge (generated by the slave), the master-transmitter becomes a master-receiver and the slave-receiver becomes a slave-transmitter.

Figure 6.5.3-3 shows a master-receiver reads data from slave-transmitter immediately after the first byte (address). The transfer direction is changed.




Figure 6.5.3-3 Master Reads Data from Slave

### 6.5.3.3 START or Repeated START signal

When the bus is free/idle, meaning no master device is engaging the bus (both SCL and SDA lines are high), a master can initiate a transfer by sending a START signal. A START signal, usually referred to as the S-bit, is defined as a HIGH to LOW transition on the SDA line while SCL is HIGH. The START signal denotes the beginning of a new data transfer.

A Repeated START (Sr) is no STOP signal between two START signals. The master uses this method to communicate with another slave or the same slave in a different transfer direction (e.g. from writing to a device to reading from a device) without releasing the bus.

### STOP signal

The master can terminate the communication by generating a STOP signal. A STOP signal, usually referred to as the P-bit, is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH.




Figure 6.5.3-4 START and STOP condition

### 6.5.3.4 Slave Address Transfer

The first byte of data transferred by the master immediately after the START signal is the slave address. This is a 7-bits calling address followed by a RW bit. The RW bit signals the slave the data transfer direction. No two slaves in the system can have the same address. Only the slave with an address that matches the one transmitted by the master will respond by returning an acknowledge bit by pulling the SDA low at the 9th SCL clock cycle.



## 6.5.3.5 Data Transfer

Once successful slave addressing has been achieved, the data transfer can proceed on a byte-by-byte basis in the direction specified by the RW bit sent by the master. Each transferred byte is followed by an acknowledge bit on the 9th SCL clock cycle. If the slave signals a Not Acknowledge (NACK), the master can generate a STOP signal to abort the data transfer or generate a Repeated START signal and start a new transfer cycle.

If the master, as the receiving device, does Not Acknowledge (NACK) the slave, the slave releases the SDA line for the master to generate a STOP or Repeated START signal.






Figure 6.5.3-5 Bit Transfer on the I<sup>2</sup>C bus




Figure 6.5.3-6 Acknowledge on the I<sup>2</sup>C bus

## 6.5.4 I<sup>2</sup>C Protocol Registers

The CPU interfaces to the I<sup>2</sup>C port through the following thirteen special function registers: I2CON (control register), I2CSTATUS (status register), I2CDAT (data register), I2CADDRn (address registers, n=0~3), I2CADMn (address mask registers, n=0~3), I2CLK (clock rate register) and I2CTOC (Time-out counter register). All bit 31~ bit 8 of these I<sup>2</sup>C special function registers are reserved. These bits do not have any functions and are all zero if read back.

When I<sup>2</sup>C port is enabled by setting ENS1 (I2CON [6]) to high, the internal states will be controlled by I2CON and I<sup>2</sup>C logic hardware. Once a new status code is generated and stored in I2CSTATUS, the I<sup>2</sup>C Interrupt Flag bit SI (I2CON [3]) will be set automatically. If the Enable Interrupt bit EI (I2CON [7]) is set high at this time, the I<sup>2</sup>C interrupt will be generated. The bit field I2CSTATUS[7:3] stores the internal state code, the lowest 3 bits of I2CSTATUS are always zero and the content keeps stable until SI is cleared by software. The base address of I<sup>2</sup>C is 4002\_0000.

### 6.5.4.1 Address Registers (I2CADDR)

I<sup>2</sup>C port is equipped with four slave address registers I2CADDRn (n=0~3). The contents of the register are irrelevant when I<sup>2</sup>C is in master mode. In the slave mode, the bit field I2CADDRn[7:1] must be loaded with the MCU's own slave address. The I<sup>2</sup>C hardware will react if the contents of I2CADDR are matched with the received slave address.

The I<sup>2</sup>C ports support the "General Call" function. If the GC bit (I2CADDRn [0]) is set the I<sup>2</sup>C port hardware will respond to General Call address (00H). Clear GC bit to disable general call function.

When GC bit is set and the I<sup>2</sup>C is in Slave mode, it can receive the general call address by 00H after Master send general call address to I<sup>2</sup>C bus, then it will follow status of GC mode.

I<sup>2</sup>C-bus controllers support multiple address recognition with four address mask registers I2CADMn (n=0~3). When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.

### 6.5.4.2 Data Register (I2CDAT)

This register contains a byte of serial data to be transmitted or a byte which just has been received. The CPU can read from or write to this 8-bit (I2CDAT [7:0]) directly while it is not in the process of shifting a byte. When I<sup>2</sup>C is in a defined state and the serial interrupt flag (SI) is set. Data in I2CDAT [7:0] remains stable as long as SI bit is set. While data is being shifted out, data on the bus is simultaneously being shifted in; I2CDAT [7:0] always contains the last data byte present on the bus. Thus, in the event of arbitration lost, the transition from master transmitter to slave receiver is made with the correct data in I2CDAT [7:0].

I2CDAT [7:0] and the acknowledge bit form a 9-bit shift register, the acknowledge bit is controlled by the I<sup>2</sup>C hardware and cannot be accessed by the CPU. Serial data is shifted through the acknowledge bit into I2CDAT [7:0] on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into I2CDAT [7:0], the serial data is available in I2CDAT [7:0], and the acknowledge bit (ACK or NACK) is returned by the control logic during the ninth clock pulse. Serial data is shifted out from I2CDAT [7:0] on the falling edges of SCL clock pulses, and is

shifted into I2CDAT [7:0] on the rising edges of SCL clock pulses.




Figure 6.5.4-1 I<sup>2</sup>C Data Shifting Direction

### 6.5.4.3 Control Register (I2CON)

The CPU can read from and write to this 8-bit field of I2CON [7:0] directly. Two bits are affected by hardware: the SI bit is set when the I<sup>2</sup>C hardware requests a serial interrupt, and the STO bit is cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENS1 = '0'.

- EI        Enable Interrupt.
- ENS1     Set to enable I<sup>2</sup>C serial function block. When ENS1=1 the I<sup>2</sup>C serial function enables. The Multi Function pin function of SDA and SCL must be set to I<sup>2</sup>C function.
- STA       I<sup>2</sup>C START Control Bit. Setting STA to logic 1 to enter master mode, the I<sup>2</sup>C hardware sends a START or repeat START condition to bus when the bus is free.
- STO       I<sup>2</sup>C STOP Control Bit. In master mode, setting STO to transmit a STOP condition to bus then I<sup>2</sup>C hardware will check the bus condition if a STOP condition is detected this flag will be cleared by hardware automatically. In a slave mode, setting STO resets I<sup>2</sup>C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.
- SI        I<sup>2</sup>C Interrupt Flag. When a new I<sup>2</sup>C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I<sup>2</sup>C interrupt is requested. SI must be cleared by software. Clear SI is by writing one to this bit.
- AA        Assert Acknowledge Control Bit. When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.

### 6.5.4.4 Status Register (I2CSTATUS)

I2CSTATUS [7:0] is an 8-bit read-only register. The three least significant bits are always 0. The bit field I2CSTATUS [7:3] contain the status code. There are 26 possible statuses to generate interrupt event. When I2CSTATUS [7:0] contains F8H, no serial interrupt is requested. All other I2CSTATUS [7:3] values correspond to defined I<sup>2</sup>C states. All of status states are listed in Table 6.5-1. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status



code is present in I2CSTATUS[7:3] one cycle after SI is set by hardware and is still present one cycle after SI has been reset by software.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data byte or an acknowledge bit. To recover I<sup>2</sup>C from bus error, STO should be set and SI should be clear to enter not addressed slave mode. Then clear STO to release bus and to wait new communication. I<sup>2</sup>C bus cannot recognize stop condition during this action when bus error occurs.

Master mode		Slave Mode	
STATUS	Description	STATUS	Description
0x08	Start	0xA0	Slave Transmit Repeat Start or Stop
0x10	Master Repeat Start	0xA8	Slave Transmit Address ACK
0x18	Master Transmit Address ACK	0xB0	Slave Transmit Arbitration Lost
0x20	Master Transmit Address NACK	0xB8	Slave Transmit Data ACK
0x28	Master Transmit Data ACK	0xC0	Slave Transmit Data NACK
0x30	Master Transmit Data NACK	0xC8	Slave Transmit Last Data ACK
0x38	Master Arbitration Lost	0x60	Slave Receive Address ACK
0x40	Master Receive ACK	0x68	Slave Receive Arbitration Lost
0x48	Master Receive NACK	0x80	Slave Receive Data ACK
0x50	Master Receive ACK	0x88	Slave Receive Data NACK
0x58	Master Receive NACK	0x70	GC mode Address ACK
0x00	Bus error	0x78	GC mode Arbitration Lost
		0x90	GC mode Data ACK
		0x98	GC mode Data NACK
0xF8	Bus Released Note: Status "0xF8" exists in both master/slave modes, and it won't raise interrupt.		

Table 6.5-1 I<sup>2</sup>C Status Code Description Table.

#### 6.5.4.5 I<sup>2</sup>C Clock Baud Rate Bits (I2CLK)

The data baud rate of I<sup>2</sup>C is determined by I2CLK [7:0] register when I<sup>2</sup>C is in a master mode. It is not important when I<sup>2</sup>C is in a slave mode. In the slave modes, I<sup>2</sup>C will automatically synchronize with any clock frequency up to 1 MHz from master I<sup>2</sup>C device.

The data baud rate of I<sup>2</sup>C setting is Data Baud Rate of I<sup>2</sup>C = APBCLK / (4x (I2CLK [7:0] +1)). If PCLK=16 MHz, the I2CLK [7:0] = 40 (28H), so data baud rate of I<sup>2</sup>C = 16 MHz/ (4x (40 +1)) = 97.5 Kbits/sec.

### 6.5.4.6 The I<sup>2</sup>C Time-out Counter Register (I2CTOC)

There is a 14-bit time-out counter which can be used to deal with the I<sup>2</sup>C bus hang-up. If the time-out counter is enabled, the counter starts up counting until it overflows (TIF=1) and generates I<sup>2</sup>C interrupt to CPU or stops counting by clearing ENTI to 0. When time-out counter is enabled, setting flag SI to high will reset counter and re-start up counting after SI is cleared. If I<sup>2</sup>C bus hangs up, it causes the I2CSTATUS and flag SI are not updated for a period, the 14-bit time-out counter may overflow and acknowledge CPU the I<sup>2</sup>C interrupt. Refer to the Figure 6.5.4-2 for the 14-bit time-out counter. User can clear TIF by writing 1 to this bit.




Figure 6.5.4-2: I<sup>2</sup>C Time-out Count Block Diagram

## 6.5.5 I<sup>2</sup>C Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
<b>I2C_BA = 0x4002_0000</b>				
I2CON	I2C_BA+0x00	R/W	I <sup>2</sup> C Control Register	0x0000_0000
I2CADRR0	I2C_BA+0x04	R/W	I <sup>2</sup> C Slave Address Register0	0x0000_0000
I2CDAT	I2C_BA+0x08	R/W	I <sup>2</sup> C DATA Register	0x0000_0000
I2CSTATUS	I2C_BA+0x0C	R	I <sup>2</sup> C Status Register	0x0000_00F8
I2CLK	I2C_BA+0x10	R/W	I <sup>2</sup> C Clock Divided Register	0x0000_0000
I2CTOC	I2C_BA+0x14	R/W	I <sup>2</sup> C Time Out Control Register	0x0000_0000
I2CADDR1	I2C_BA+0x18	R/W	I <sup>2</sup> C Slave Address Register1	0x0000_0000

# NuMicro M051™ BN Series Technical Reference Manual



Register	Offset	R/W	Description	Reset Value
I2CADDR2	I2C_BA+0x1C	R/W	I <sup>2</sup> C Slave Address Register2	0x0000_0000
I2CADDR3	I2C_BA+0x20	R/W	I <sup>2</sup> C Slave Address Register3	0x0000_0000
I2CADM0	I2C_BA+0x24	R/W	I <sup>2</sup> C Slave Address Mask Register0	0x0000_0000
I2CADM1	I2C_BA+0x28	R/W	I <sup>2</sup> C Slave Address Mask Register1	0x0000_0000
I2CADM2	I2C_BA+0x2C	R/W	I <sup>2</sup> C Slave Address Mask Register2	0x0000_0000
I2CADM3	I2C_BA+0x30	R/W	I <sup>2</sup> C Slave Address Mask Register3	0x0000_0000



## 6.5.6 I<sup>2</sup>C Controller Registers Description

### I<sup>2</sup>C CONTROL REGISTER (I2CON)

Register	Offset	R/W	Description	Reset Value
I2CON	I2C_BA+0x00	R/W	I <sup>2</sup> C Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
EI	ENS1	STA	STO	SI	AA	Reserved	

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7]	EI	<b>Enable Interrupt</b> 1 = Enable I <sup>2</sup> C interrupt 0 = Disable I <sup>2</sup> C interrupt
[6]	ENS1	<b>I<sup>2</sup>C Controller Enable Bit</b> 1 = Enable 0 = Disable Set to enable I <sup>2</sup> C serial function block. When ENS1=1 the I <sup>2</sup> C serial function enables. The multi-function pin function of SDA and SCL must set to I <sup>2</sup> C function first.
[5]	STA	<b>I<sup>2</sup>C START Control Bit</b> Setting STA to logic 1 to enter master mode, the I <sup>2</sup> C hardware sends a START or repeat START condition to bus when the bus is free.
[4]	STO	<b>I<sup>2</sup>C STOP Control Bit</b> In master mode, setting STO to transmit a STOP condition to bus then I <sup>2</sup> C hardware will check the bus condition if a STOP condition is detected this bit will be cleared by hardware automatically. In a slave mode, setting STO resets I <sup>2</sup> C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.



Bits	Descriptions	
[3]	<b>SI</b>	<p><b>I<sup>2</sup>C Interrupt Flag</b></p> <p>When a new I<sup>2</sup>C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I<sup>2</sup>C interrupt is requested. SI must be cleared by software. Clear SI is by writing one to this bit.</p>
[2]	<b>AA</b>	<p><b>Assert Acknowledge Control Bit</b></p> <p>When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.</p>
[1:0]	<b>Reserved</b> Reserved	





## I<sup>2</sup>C DATA REGISTER (I2CDAT)

Register	Offset	R/W	Description	Reset Value
I2CDAT	I2C_BA+0x08	R/W	I <sup>2</sup> C DATA Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2CDAT[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	I2CDAT	I <sup>2</sup> C Data Register Bit [7:0] is located with the 8-bit transferred data of I <sup>2</sup> C serial port.



## I<sup>2</sup>C STATUS REGISTER (I2CSTATUS)

Register	Offset	R/W	Description	Reset Value
I2CSTATUS	I2C_BA+0x0C	R/W	I <sup>2</sup> C Status Register	0x0000_00F8

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2CSTATUS[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	I2CSTATUS	<p><b>I<sup>2</sup>C Status Register</b></p> <p>The status register of I<sup>2</sup>C:</p> <p>The three least significant bits are always 0. The five most significant bits contain the status code. There are 26 possible status codes. When I2CSTATUS contains F8H, no serial interrupt is requested. All other I2CSTATUS values correspond to defined I<sup>2</sup>C states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2CSTATUS one cycle after SI is set by hardware and is still present one cycle after SI has been reset by software. In addition, states 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the formation frame. Example of illegal position are during the serial transfer of an address byte, a data byte or an acknowledge bit.</p>



## I<sup>2</sup>C CLOCK DIVIDED REGISTER (I2CLK)

Register	Offset	R/W	Description	Reset Value
I2CLK	I2C_BA+0x10	R/W	I <sup>2</sup> C Clock Divided Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2CLK[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	I2CLK	<b>I<sup>2</sup>C Clock Divided Register</b> The I <sup>2</sup> C clock rate bits: Data Baud Rate of I <sup>2</sup> C = PCLK / (4x (I2CLK+1)). Note: The minimum value of I2CLK is 4.



## I<sup>2</sup>C TIME-OUT CONTROL REGISTER (I2CTOC)

Register	Offset	R/W	Description	Reset Value
I2CTOC	I2C_BA+0x14	R/W	I <sup>2</sup> C Time-Out Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved					ENTI	DIV4	TIF

Bits	Descriptions	
[31:3]	Reserved	Reserved
[2]	ENTI	<p><b>Time-out counter is enabled/disable</b></p> <p>1 = Enable 0 = Disable</p> <p>When Enable, the 14 bit time-out counter will start counting when SI is clear. Setting flag SI to high will reset counter and re-start up counting after SI is cleared.</p>
[1]	DIV4	<p><b>Time-Out counter input clock is divided by 4</b></p> <p>1 = Enable 0 = Disable</p> <p>When Enable, The time-Out period is extend 4 times.</p>
[0]	TIF	<p><b>Time-Out Flag</b></p> <p>This bit is set by H/W when I<sup>2</sup>C time-out happened and it can interrupt CPU if I<sup>2</sup>C interrupt enable bit (EI) is set to 1.</p> <p>S/W can write 1 to clear this bit.</p>

## I<sup>2</sup>C SLAVE ADDRESS REGISTER (I2CADDRx)

Register	Offset	R/W	Description	Reset Value
I2CADDR0	I2C_BA+0x04	R/W	I <sup>2</sup> C slave Address Register0	0x0000_0000
I2CADDR1	I2C_BA+0x18	R/W	I <sup>2</sup> C slave Address Register1	0x0000_0000
I2CADDR2	I2C_BA+0x1C	R/W	I <sup>2</sup> C slave Address Register2	0x0000_0000
I2CADDR3	I2C_BA+0x20	R/W	I <sup>2</sup> C slave Address Register3	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2CADDR[7:1]							GC

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:1]	I2CADDR	<b>I<sup>2</sup>C Address Register</b> The content of this register is irrelevant when I <sup>2</sup> C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I <sup>2</sup> C hardware will react if either of the address is matched.
[0]	GC	<b>General Call Function</b> 0 = Disable General Call Function. 1 = Enable General Call Function.



## I<sup>2</sup>C SLAVE ADDRESS MASK REGISTER (I2CADMx)

Register	Offset	R/W	Description	Reset Value
I2CADM0	I2C_BA+0x24	R/W	I <sup>2</sup> C Slave Address Mask Register0	0x0000_0000
I2CADM1	I2C_BA+0x28	R/W	I <sup>2</sup> C Slave Address Mask Register1	0x0000_0000
I2CADM2	I2C_BA+0x2C	R/W	I <sup>2</sup> C Slave Address Mask Register2	0x0000_0000
I2CADM3	I2C_BA+0x30	R/W	I <sup>2</sup> C Slave Address Mask Register3	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2CADMx[7:1]							Reserved

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:1]	I2CADMx	<p><b>I<sup>2</sup>C Slave Address Mask Register</b></p> <p>1 = Mask enable (the received corresponding address bit is don't care.)</p> <p>0 = Mask disable (the received corresponding register bit should be exact the same as address register.)</p> <p>I<sup>2</sup>C bus controllers support multiple address recognition with four address mask register. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.</p>
[0]	Reserved	Reserved

## 6.5.7 Modes of Operation

The on-chip I<sup>2</sup>C ports support five operation modes, Master transmitter, Master receiver, Slave transmitter, Slave receiver, and GC call.

In a given application, I<sup>2</sup>C port may operate as a master or as a slave. In the slave mode, the I<sup>2</sup>C port hardware looks for its own slave address and the general call address. If one of these addresses is detected, and if the slave is willing to receive or transmit data from/to master (by setting the AA bit), acknowledge pulse will be transmitted out on the 9th clock, hence an interrupt is requested on both master and slave devices if interrupt is enabled. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action didn't be interrupted. If bus arbitration is lost in the master mode, I<sup>2</sup>C port switches to the slave mode immediately and can detect its own slave address in the same serial transfer.

Bits STA, STO and AA in I2CON register will determine the next state of the I2C hardware after SI flag is cleared. Upon completion of the new action, a new status code will be updated and the SI flag will be set. If the I2C interrupt control bit EI (I2CON [7]) is set, appropriate action or software branch of the new status code can be performed in the Interrupt service routine.

In the following description of five operation modes, detailed data flow is represented. The legend for those data flow figures is shown in Figure 6.5.7-1.




Figure 6.5.7-1 Legend for the following five figures

### 6.5.7.1 Master Transmitter Mode

As shown in Figure 6.5.7-2, in master transmitter mode, serial data output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0,





represented by “R” in the Figure 6.5.3-3. Thus the first byte transmitted is SLA+R. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.




Figure 6.5.7-3 Master Receiver Mode

## 6.5.7.3 Slave Receiver Mode

As shown in Figure 6.5.7-4, serial data and the serial clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.




Figure 6.5.7-4 Slave Receiver Mode

## 6.5.7.4 Slave Transmitter Mode

As shown in Figure 6.5.7-5, the first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via SDA while the serial clock is input through SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.




Figure 6.5.7-5 Slave Transmitter Mode

## 6.5.7.5 General Call (GC) Mode

As shown in Figure 6.5.7-6, if the GC bit (I2CADDRn [0]) is set, the I<sup>2</sup>C port hardware will respond to General Call address (00H). Clear GC bit to disable general call function. When GC bit is set and the I<sup>2</sup>C is in Slave mode, it can receive the general call address by 00H after Master send general call address to I<sup>2</sup>C bus, then it will follow status of GC mode. Serial data and the serial clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.




Figure 6.5.7-6 GC Mode



## 6.6 PWM Generator and Capture Timer

### 6.6.1 Overview

NuMicro M051™ series has 2 sets of PWM group supports 4 sets of PWM Generators which can be configured as 8 independent PWM outputs, PWM0~PWM7, or as 4 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) with 4 programmable dead-zone generators.

Each PWM Generator has one 8-bit prescaler, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM down-counters for PWM period control, two 16-bit comparators for PWM duty control and one dead-zone generator. The 4 sets of PWM Generators provide eight independent PWM interrupt flags which are set by hardware when the corresponding PWM period down counter reaches zero. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When PCR.DZEN01 is set, PWM0 and PWM1 perform complementary PWM paired function; the paired PWM timing, period, duty and dead-time are determined by PWM0 timer and Dead-zone generator 0. Similarly, the complementary PWM pairs of (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) are controlled by PWM2, PWM4 and PWM6 timers and Dead-zone generator 2, 4 and 6, respectively. Refer to figures bellowed for the architecture of PWM Timers.

When the 16-bit period down counter reaches zero, the interrupt request is generated. If PWM-timer is set as auto-reload mode, when the down counter reaches zero, it is reloaded with PWM Counter Register (CNRx) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches zero.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of compare register.

The alternate feature of the PWM-timer is digital input Capture function. If Capture function is enabled the PWM output pin is switched as capture input mode. The Capture0 and PWM0 share one timer which is included in PWM 0; and the Capture1 and PWM1 share PWM1 timer, and etc. Therefore user must setup the PWM-timer before enable Capture feature. After capture feature is enabled, the capture always latched PWM-counter to Capture Rising Latch Register (CRLR) when input channel has a rising transition and latched PWM-counter to Capture Falling Latch Register (CFLR) when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0.CRL\_IE0[1] (Rising latch Interrupt enable) and CCR0.CFL\_IE0[2] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0.CRL\_IE1[17] and CCR0.CFL\_IE1[18]. And capture channel 0 to channel 3 on each group have the same feature by setting the corresponding control bits in CCR0 and CCR2. For each group, whenever Capture issues Interrupt 0/1/2/3, the PWM counter 0/1/2/3 will be reload at this moment.

The maximum captured frequency that PWM can capture is confined by the capture interrupt latency. When capture interrupt occurred, software will do at least three steps, they are: Read PIIR to get interrupt source and Read PWM\_CRLx/PWM\_CFLx(x=0 and 3) to get capture value



and finally write 1 to clear PIIR. If interrupt latency will take time  $T_0$  to finish, the capture signal mustn't transition during this interval ( $T_0$ ). In this case, the maximum capture frequency will be  $1/T_0$ . For example:

HCLK = 50 MHz, PWM\_CLK = 25 MHz, Interrupt latency is 900 ns

So the maximum capture frequency will is  $1/900\text{ns} \approx 1000$  kHz

## 6.6.2 Features

### 6.6.2.1 PWM function features:

PWM group has two PWM generators. Each PWM generator supports one 8-bit prescaler, one clock divider, two PWM-timers (down counter), one dead-zone generator and two PWM outputs.

- Up to 16 bits resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM
- Up to 2 PWM group (PWMA/PWMB) to support 8 PWM channels

### 6.6.2.2 Capture Function Features:

- Timing control logic shared with PWM Generators
- 8 capture input channels shared with 8 PWM output channels
- Each channel supports one rising latch register (CRLR), one falling latch register (CFLR) and Capture interrupt flag (CAPIFx)

## 6.6.3 Block Diagram

The Figure 6.6.3-1 illustrate the architecture of PWM in pair (Timer 0&1 are in one pair and timer 2&3 are in another one, and so on.).




Figure 6.6.3-1 PWM Generator 0 Clock Source Control




Figure 6.6.3-2 PWM Generator 0 Architecture Diagram




Figure 6.6.3-3 PWM Generator 2 Clock Source Control




Figure 6.6.3-4 PWM Generator 2 Architecture Diagram






Figure 6.6.3-5 PWM Generator 4 Clock Source Control




Figure 6.6.3-6 PWM Generator 4 Architecture Diagram




Figure 6.6.3-7 PWM Generator 6 Clock Source Control




Figure 6.6.3-8 PWM Generator 6 Architecture Diagram

## 6.6.4 Function Description

### 6.6.4.1 PWM-Timer Operation

The PWM period and duty control are configured by PWM down-counter register (CNR) and PWM comparator register (CMR). The PWM-timer timing operation is shown in the Figure 6.6.4-2. The pulse width modulation follows the formula as below and the legend of PWM-Timer Comparator is shown in the Figure 6.6.4-1 note that the corresponding GPIO pins must be configured as PWM function (enable POE and disable CAPENR) for the corresponding PWM channel.

PWM frequency =  $\text{PWM}_{xy\_CLK} / ((\text{prescale}+1) * (\text{clock divider}) * (\text{CNR}+1))$ ; where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.

- Duty ratio =  $(\text{CMR}+1)/(\text{CNR}+1)$
- $\text{CMR} \geq \text{CNR}$ : PWM output is always high
- $\text{CMR} < \text{CNR}$ : PWM low width =  $(\text{CNR}-\text{CMR})$  unit<sup>1</sup>; PWM high width =  $(\text{CMR}+1)$  unit
- $\text{CMR} = 0$ : PWM low width =  $(\text{CNR})$  unit; PWM high width = 1 unit

**Note:** 1. Unit = one PWM clock cycle.




Figure 6.6.4-1 Legend of Internal Comparator Output of PWM-Timer




Figure 6.6.4-2 PWM-Timer Operation Timing

## 6.6.4.2 PWM Double Buffering, Auto-reload and One-shot Operation

NuMicro M051™ series PWM Timers have double buffering function the reload value is updated at the start of next period without affecting current timer operation. The PWM counter value can be written into CNRx and current PWM counter value can be read from PDRx.

PWM0 will operate at one-shot mode if CH0MOD bit is set to 0, and operate at auto-reload mode if CH0MOD bit is set to 1. It is recommend that switch PWM0 operating mode before set CH0EN bit to 1 to enable PWM0 counter start running because the content of CNR0 and CMR0 will be cleared to zero to reset the PWM0 period and duty setting when PWM0 operating mode is changed. As PWM0 operate at one-shot mode, CMR0 and CNR0 should be written first and then set CH0EN bit to 1 to enable PWM0 counter start running. After PWM0 counter down count from CNR0 value to zero, CNR0 and CMR0 will be cleared to zero by hardware and PWM0 counter will be held. Software need to write new CMR0 and CNR0 value to set next one-shot period and duty. When re-start next one-shot operation, the CMR0 should be written first because PWM0 counter will auto re-start counting when CNR0 is written an non-zero value. As PWM0 operate at auto-reload mode, CMR0 and CNR0 should be written first and then set CH0EN bit to 1 to enable PWM0 counter start running. The value of CNR0 will reload to PWM0 counter when it down count reaches zero. If CNR0 is set to zero, PWM0 counter will be held. PWM1~PWM7 performs the same function as PWM0.




Figure 6.6.4-3 PWM Double Buffering Illustration

### 6.6.4.3 Modulate Duty Ratio

The double buffering function allows CMRx written at any point in current cycle. The loaded value will take effect from next cycle.




Figure 6.6.4-4 PWM Controller Output Duty Ratio

### 6.6.4.4 Dead-Zone Generator

NuMicro M051™ series PWM is implemented with Dead Zone generator. They are built for power device protection. This function generates a programmable time gap to delay PWM rising output. User can program PPRx.DZI to determine the Dead Zone interval.




Figure 6.6.4-5 Paired-PWM Output with Dead Zone Generation Operation

### 6.6.4.5 Capture Operation

The Capture 0 and PWM 0 share one timer that included in PWM 0; and the Capture 1 and PWM 1 share another timer, and etc. The capture always latches PWM-counter to CRLRx when input channel has a rising transition and latches PWM-counter to CFLRx when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0[1] (Rising latch Interrupt enable) and CCR0[2] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0[17] and CCR0[18], and etc. Whenever the Capture module issues a capture interrupt, the corresponding PWM counter will be reloaded with CNRx at this moment. Note that the corresponding GPIO pins must be configured as capture function (disable POE and enable CAPENR) for the corresponding capture channel.




Figure 6.6.4-6 Capture Operation Timing

At this case, the CNR is 8:

1. The PWM counter will be reloaded with CNRx when a capture interrupt flag (CAPIFx) is set.
2. The channel low pulse width is  $(CNR + 1 - CRLR)$ .
3. The channel high pulse width is  $(CNR + 1 - CFLR)$ .

### 6.6.4.6 PWM-Timer Interrupt Architecture

There are eight PWM interrupts, PWM0\_INT~PWM7\_INT, which are divided into PWMA\_INT and PWMB\_INT for Advanced Interrupt Controller (AIC). PWM 0 and Capture 0 share one interrupt, PWM1 and Capture 1 share the same interrupt and so on. Therefore, PWM function and Capture function in the same channel cannot be used at the same time. The Figure 6.6.4-7 demonstrates the architecture of PWM-Timer interrupts.




Figure 6.6.4-7 PWM Group A PWM-Timer Interrupt Architecture Diagram




Figure 6.6.4-8 PWM Group B PWM-Timer Interrupt Architecture Diagram



## 6.6.4.7 PWM-Timer Start Procedure

The following procedure is recommended for starting a PWM drive.

1. Setup clock selector (CSR)
2. Setup prescaler (PPR)
3. Setup inverter on/off, dead zone generator on/off, auto-reload/one-shot mode and Stop PWM-timer (PCR)
4. Setup comparator register (CMR) for setting PWM duty.
5. Setup PWM down-counter register (CNR) for setting PWM period.
6. Setup interrupt enable register (PIER)
7. Setup corresponding GPIO pins as PWM function (enable POE and disable CAPENR) for the corresponding PWM channel.
8. Enable PWM timer start running (Set CHxEN = 1 in PCR)

## 6.6.4.8 PWM-Timer Stop Procedure

### Method 1:

Set 16-bit down counter (CNR) as 0, and monitor PDR (current value of 16-bit down-counter). When PDR reaches to 0, disable PWM-Timer (CHxEN in PCR). *(Recommended)*

### Method 2:

Set 16-bit down counter (CNR) as 0. When interrupt request happens, disable PWM-Timer (CHxEN in PCR). *(Recommended)*

### Method 3:

Disable PWM-Timer directly ((CHxEN in PCR). *(Not recommended)*

The reason why method 3 is not recommended is that disable CHxEN will immediately stop PWM output signal and lead to change the duty of the PWM output, this may cause damage to the control circuit of motor



## 6.6.4.9 Capture Start Procedure

1. Setup clock selector (CSR)
2. Setup prescaler (PPR)
3. Setup channel enabled, rising/falling interrupt enable and input signal inverter on/off (CCR0, CCR2)
4. Setup PWM down-counter (CNR)
5. Setup corresponding GPIO pins as capture function (disable POE and enable CAPENR) for the corresponding PWM channel.
6. Enable PWM timer start running (Set CHxEN = 1 in PCR)



## 6.6.5 Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
PWMA_BA = 0x4004_0000 (PWM group A) PWMB_BA = 0x4014_0000 (PWM group B)				
PPR	PWMA_BA+0x00	R/W	PWM Group A Prescaler Register	0x0000_0000
	PWMB_BA+0x00	R/W	PWM Group B Prescaler Register	0x0000_0000
CSR	PWMA_BA+0x04	R/W	PWM Group A Clock Select Register	0x0000_0000
	PWMB_BA+0x04	R/W	PWM Group B Clock Select Register	0x0000_0000
PCR	PWMA_BA+0x08	R/W	PWM Group A Control Register	0x0000_0000
	PWMB_BA+0x08	R/W	PWM Group B Control Register	0x0000_0000
CNR0	PWMA_BA+0x0C	R/W	PWM Group A Counter Register 0	0x0000_0000
	PWMB_BA+0x0C	R/W	PWM Group B Counter Register 0	0x0000_0000
CMR0	PWMA_BA+0x10	R/W	PWM Group A Comparator Register 0	0x0000_0000
	PWMB_BA+0x10	R/W	PWM Group B Comparator Register 0	0x0000_0000
PDR0	PWMA_BA+0x14	R	PWM Group A Data Register 0	0x0000_0000
	PWMB_BA+0x14	R	PWM Group B Data Register 0	0x0000_0000
CNR1	PWMA_BA+0x18	R/W	PWM Group A Counter Register 1	0x0000_0000
	PWMB_BA+0x18	R/W	PWM Group B Counter Register 1	0x0000_0000
CMR1	PWMA_BA+0x1C	R/W	PWM Group A Comparator Register 1	0x0000_0000
	PWMB_BA+0x1C	R/W	PWM Group B Comparator Register 1	0x0000_0000
PDR1	PWMA_BA+0x20	R	PWM Group A Data Register 1	0x0000_0000
	PWMB_BA+0x20	R	PWM Group B Data Register 1	0x0000_0000
CNR2	PWMA_BA+0x24	R/W	PWM Group A Counter Register 2	0x0000_0000
	PWMB_BA+0x24	R/W	PWM Group B Counter Register 2	0x0000_0000
CMR2	PWMA_BA+0x28	R/W	PWM Group A Comparator Register 2	0x0000_0000



Register	Offset	R/W	Description	Reset Value
	PWMB_BA+0x28	R/W	PWM Group B Comparator Register 2	0x0000_0000
PDR2	PWMA_BA+0x2C	R	PWM Group A Data Register 2	0x0000_0000
	PWMB_BA+0x2C	R	PWM Group B Data Register 2	0x0000_0000
CNR3	PWMA_BA+0x30	R/W	PWM Group A Counter Register 3	0x0000_0000
	PWMB_BA+0x30	R/W	PWM Group B Counter Register 3	0x0000_0000
CMR3	PWMA_BA+0x34	R/W	PWM Group A Comparator Register 3	0x0000_0000
	PWMB_BA+0x34	R/W	PWM Group B Comparator Register 3	0x0000_0000
PDR3	PWMA_BA+0x38	R	PWM Group A Data Register 3	0x0000_0000
	PWMB_BA+0x38	R	PWM Group B Data Register 3	0x0000_0000
PIER	PWMA_BA+0x40	R/W	PWM Group A Interrupt Enable Register	0x0000_0000
	PWMB_BA+0x40	R/W	PWM Group B Interrupt Enable Register	0x0000_0000
PIIR	PWMA_BA+0x44	R/W	PWM Group A Interrupt Indication Register	0x0000_0000
	PWMB_BA+0x44	R/W	PWM Group B Interrupt Indication Register	0x0000_0000
CCR0	PWMA_BA+0x50	R/W	PWM Group A Capture Control Register 0	0x0000_0000
	PWMB_BA+0x50	R/W	PWM Group B Capture Control Register 0	0x0000_0000
CCR2	PWMA_BA+0x54	R/W	PWM Group A Capture Control Register 2	0x0000_0000
	PWMB_BA+0x54	R/W	PWM Group B Capture Control Register 2	0x0000_0000
CRLR0	PWMA_BA+0x58	R	PWM Group A Capture Rising Latch Register (Channel 0)	0x0000_0000
	PWMB_BA+0x58	R	PWM Group B Capture Rising Latch Register (Channel 0)	0x0000_0000
CFLR0	PWMA_BA+0x5C	R	PWM Group A Capture Falling Latch Register (Channel 0)	0x0000_0000
	PWMB_BA+0x5C	R	PWM Group B Capture Falling Latch Register (Channel 0)	0x0000_0000
CRLR1	PWMA_BA+0x60	R	PWM Group A Capture Rising Latch Register (Channel 1)	0x0000_0000
	PWMB_BA+0x60	R	PWM Group B Capture Rising Latch Register (Channel 1)	0x0000_0000
CFLR1	PWMA_BA+0x64	R	PWM Group A Capture Falling Latch Register (Channel 1)	0x0000_0000
	PWMB_BA+0x64	R	PWM Group B Capture Falling Latch Register (Channel 1)	0x0000_0000



Register	Offset	R/W	Description	Reset Value
CRLR2	PWMA_BA+0x68	R	PWM Group A Capture Rising Latch Register (Channel 2)	0x0000_0000
	PWMB_BA+0x68	R	PWM Group B Capture Rising Latch Register (Channel 2)	0x0000_0000
CFLR2	PWMA_BA+0x6C	R	PWM Group A Capture Falling Latch Register (Channel 2)	0x0000_0000
	PWMB_BA+0x6C	R	PWM Group B Capture Falling Latch Register (Channel 2)	0x0000_0000
CRLR3	PWMA_BA+0x70	R	PWM Group A Capture Rising Latch Register (Channel 3)	0x0000_0000
	PWMB_BA+0x70	R	PWM Group B Capture Rising Latch Register (Channel 3)	0x0000_0000
CFLR3	PWMA_BA+0x74	R	PWM Group A Capture Falling Latch Register (Channel 3)	0x0000_0000
	PWMB_BA+0x74	R	PWM Group B Capture Falling Latch Register (Channel 3)	0x0000_0000
CAPENR	PWMA_BA+0x78	R/W	PWM Group A Capture Input 0~3 Enable Register	0x0000_0000
	PWMB_BA+0x78	R/W	PWM Group B Capture Input 0~3 Enable Register	0x0000_0000
POE	PWMA_BA+0x7C	R/W	PWM Group A Output Enable for channel 0~3	0x0000_0000
	PWMB_BA+0x7C	R/W	PWM Group B Output Enable for channel 0~3	0x0000_0000

## 6.6.6 Controller Registers Description

### PWM Pre-Scale Register (PPR)

Register	Offset	R/W	Description	Reset Value
PPR	PWMA_BA+0x00	R/W	PWM Group A Pre-scale Register	0x0000_0000
	PWMB_BA+0x00	R/W	PWM Group B Pre-scale Register	0x0000_0000

31	30	29	28	27	26	25	24
DZI23							
23	22	21	20	19	18	17	16
DZI01							
15	14	13	12	11	10	9	8
CP23							
7	6	5	4	3	2	1	0
CP01							

Bits	Descriptions	
[31:24]	<b>DZI23</b>	<p><b>Dead zone interval register for pair of channel2 and channel3</b> (PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B)</p> <p>These 8 bits determine dead zone length.</p> <p>The unit time of dead zone length is received from corresponding CSR bits.</p>
[23:16]	<b>DZI01</b>	<p><b>Dead zone interval register for pair of channel 0 and channel 1</b> (PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B)</p> <p>These 8 bits determine dead zone length.</p> <p>The unit time of dead zone length is received from corresponding CSR bits.</p>
[15:8]	<b>CP23</b>	<p><b>Clock prescaler 2</b> (PWM counter 2 &amp; 3 for group A and PWM counter 6 &amp; 7 for group B)</p> <p>Clock input is divided by (CP23 + 1) before it is fed to the corresponding PWM counter</p> <p>If CP23=0, then the clock prescaler 2 output clock will be stopped. So corresponding PWM counter will be stopped also.</p>
[7:0]	<b>CP01</b>	<p><b>Clock prescaler 0</b> (PWM counter 0 &amp; 1 for group A and PWM counter 4 &amp; 5 for group B)</p>



Bits	Descriptions
	<p>Clock input is divided by (CP01 + 1) before it is fed to the corresponding PWM counter</p> <p>If CP01=0, then the clock prescaler 0 output clock will be stopped. So corresponding PWM counter will be stopped also.</p>



## PWM Clock Selector Register (CSR)

Register	Offset	R/W	Description	Reset Value
CSR	PWMA_BA+0x04	R/W	PWM Group A Clock Selector Register	0x0000_0000
	PWMB_BA+0x04	R/W	PWM Group B Clock Selector Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	CSR3			Reserved	CSR2		
7	6	5	4	3	2	1	0
Reserved	CSR1			Reserved	CSR0		

Bits	Descriptions													
[31:15]	Reserved	Reserved												
[14:12]	CSR3	<b>Timer 3 Clock Source Selection</b> (PWM timer 3 for group A and PWM timer 7 for group B) Select clock input for PWM timer.												
		<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>CSR3 [14:12]</th> <th>Input clock divided by</th> </tr> </thead> <tbody> <tr> <td>100</td> <td>1</td> </tr> <tr> <td>011</td> <td>16</td> </tr> <tr> <td>010</td> <td>8</td> </tr> <tr> <td>001</td> <td>4</td> </tr> <tr> <td>000</td> <td>2</td> </tr> </tbody> </table>	CSR3 [14:12]	Input clock divided by	100	1	011	16	010	8	001	4	000	2
		CSR3 [14:12]	Input clock divided by											
		100	1											
		011	16											
		010	8											
001	4													
000	2													
[11]	Reserved	Reserved												
[10:8]	CSR2	<b>Timer 2 Clock Source Selection</b> (PWM timer 2 for group A and PWM												





Bits	Descriptions	
		timer 6 for group B) Select clock input for PWM timer. (Table is the same as CSR3)
[7]	<b>Reserved</b>	Reserved
[6:4]	<b>CSR1</b>	<b>Timer 1 Clock Source Selection</b> (PWM timer 1 for group A and PWM timer 5 for group B) Select clock input for PWM timer. (Table is the same as CSR3)
[3]	<b>Reserved</b>	Reserved
[2:0]	<b>CSR0</b>	<b>Timer 0 Clock Source Selection</b> (PWM timer 0 for group A and PWM timer 4 for group B) Select clock input for PWM timer. (Table is the same as CSR3)



## PWM Control Register (PCR)

Register	Offset	R/W	Description	Reset Value
PCR	PWMA_BA+0x08	R/W	PWM Group A Control Register (PCR)	0x0000_0000
	PWMB_BA+0x08	R/W	PWM Group B Control Register (PCR)	0x0000_0000

31	30	29	28	27	26	25	24
Reserved				CH3MOD	CH3INV	Reserved	CH3EN
23	22	21	20	19	18	17	16
Reserved				CH2MOD	CH2INV	Reserved	CH2EN
15	14	13	12	11	10	9	8
Reserved				CH1MOD	CH1INV	Reserved	CH1EN
7	6	5	4	3	2	1	0
Reserved		DZEN23	DZEN01	CH0MOD	CH0INV	Reserved	CH0EN

Bits	Descriptions	
[31:28]	Reserved	Reserved
[27]	CH3MOD	<p><b>PWM-Timer 3 Auto-reload/One-Shot Mode</b> (PWM timer 3 for group A and PWM timer 7 for group B)</p> <p>1 = Auto-reload Mode 0 = One-Shot Mode</p> <p><b>Note:</b> If there is a transition at this bit, it will cause CNR3 and CMR3 be clear.</p>
[26]	CH3INV	<p><b>PWM-Timer 3 Output Inverter ON/OFF</b> (PWM timer 3 for group A and PWM timer 7 for group B)</p> <p>1 = Inverter ON 0 = Inverter OFF</p>
[25]	Reserved	Reserved
[24]	CH3EN	<p><b>PWM-Timer 3 Enable/Disable Start Run</b> (PWM timer 3 for group A and PWM timer 7 for group B)</p> <p>1 = Enable corresponding PWM-Timer Start Run</p>



Bits	Descriptions	
		0 = Stop corresponding PWM-Timer Running
[23:20]	<b>Reserved</b>	Reserved
[19]	<b>CH2MOD</b>	<p><b>PWM-Timer 2 Auto-reload/One-Shot Mode</b> (PWM timer 2 for group A and PWM timer 6 for group B)</p> <p>1 = Auto-reload Mode 0 = One-Shot Mode</p> <p><b>Note:</b> If there is a transition at this bit, it will cause CNR2 and CMR2 be clear.</p>
[18]	<b>CH2INV</b>	<p><b>PWM-Timer 2 Output Inverter ON/OFF</b> (PWM timer 2 for group A and PWM timer 6 for group B)</p> <p>1 = Inverter ON 0 = Inverter OFF</p>
[17]	<b>Reserved</b>	Reserved
[16]	<b>CH2EN</b>	<p><b>PWM-Timer 2 Enable/Disable Start Run</b> (PWM timer 2 for group A and PWM timer 6 for group B)</p> <p>1 = Enable corresponding PWM-Timer Start Run 0 = Stop corresponding PWM-Timer Running</p>
[15:12]	<b>Reserved</b>	Reserved
[11]	<b>CH1MOD</b>	<p><b>PWM-Timer 1 Auto-reload/One-Shot Mode</b> (PWM timer 1 for group A and PWM timer 5 for group B)</p> <p>1 = Auto-load Mode 0 = One-Shot Mode</p> <p><b>Note:</b> If there is a transition at this bit, it will cause CNR1 and CMR1 be clear.</p>
[10]	<b>CH1INV</b>	<p><b>PWM-Timer 1 Output Inverter ON/OFF</b> (PWM timer 1 for group A and PWM timer 5 for group B)</p> <p>1 = Inverter ON 0 = Inverter OFF</p>
[9]	<b>Reserved</b>	Reserved
[8]	<b>CH1EN</b>	<p><b>PWM-Timer 1 Enable/Disable Start Run</b> (PWM timer 1 for group A and PWM timer 5 for group B)</p> <p>1 = Enable corresponding PWM-Timer Start Run 0 = Stop corresponding PWM-Timer Running</p>



Bits	Descriptions	
[7:6]	<b>Reserved</b>	Reserved
[5]	<b>DZEN23</b>	<p><b>Dead-Zone 2 Generator Enable/Disable</b> (PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B)</p> <p>1 = Enable 0 = Disable</p> <p><b>Note:</b> When Dead-Zone Generator is enabled, the pair of PWM2 and PWM3 becomes a complementary pair for PWM group A and the pair of PWM6 and PWM7 becomes a complementary pair for PWM group B.</p>
[4]	<b>DZEN01</b>	<p><b>Dead-Zone 0 Generator Enable/Disable</b> (PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B)</p> <p>1 = Enable 0 = Disable</p> <p><b>Note:</b> When Dead-Zone Generator is enabled, the pair of PWM0 and PWM1 becomes a complementary pair for PWM group A and the pair of PWM4 and PWM5 becomes a complementary pair for PWM group B.</p>
[3]	<b>CH0MOD</b>	<p><b>PWM-Timer 0 Auto-reload/One-Shot Mode</b> (PWM timer 0 for group A and PWM timer 4 for group B)</p> <p>1 = Auto-reload Mode 0 = One-Shot Mode</p> <p><b>Note:</b> If there is a transition at this bit, it will cause CNR0 and CMR0 be clear.</p>
[2]	<b>CH0INV</b>	<p><b>PWM-Timer 0 Output Inverter ON/OFF</b> (PWM timer 0 for group A and PWM timer 4 for group B)</p> <p>1 = Inverter ON 0 = Inverter OFF</p>
[1]	<b>Reserved</b>	Reserved
[0]	<b>CH0EN</b>	<p><b>PWM-Timer 0 Enable/Disable Start Run</b> (PWM timer 0 for group A and PWM timer 4 for group B)</p> <p>1 = Enable corresponding PWM-Timer Start Run 0 = Stop corresponding PWM-Timer Running</p>



## PWM Counter Register 3-0 (CNR3-0)

Register	Offset	R/W	Description	Reset Value
CNR0	PWMA_BA+0x0C	R/W	PWM Group A Counter Register 0	0x0000_0000
	PWMB_BA+0x0C	R/W	PWM Group B Counter Register 0	0x0000_0000
CNR1	PWMA_BA+0x18	R/W	PWM Group A Counter Register 1	0x0000_0000
	PWMB_BA+0x18	R/W	PWM Group B Counter Register 1	0x0000_0000
CNR2	PWMA_BA+0x24	R/W	PWM Group A Counter Register 2	0x0000_0000
	PWMB_BA+0x24	R/W	PWM Group B Counter Register 2	0x0000_0000
CNR3	PWMA_BA+0x30	R/W	PWM Group A Counter Register 3	0x0000_0000
	PWMB_BA+0x30	R/W	PWM Group B Counter Register 3	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CNRx [15:8]							
7	6	5	4	3	2	1	0
CNRx [7:0]							

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	CNRx	<p><b>PWM Counter/Timer Loaded Value</b></p> <p>CNR determines the PWM period.</p> <ul style="list-style-type: none"> <li>PWM frequency = <math>\text{PWM}_{xy\_CLK} / ((\text{prescale}+1) * (\text{clock divider}) * (\text{CNR}+1))</math>;</li> </ul> <p>where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.</p> <ul style="list-style-type: none"> <li>Duty ratio = <math>(\text{CMR}+1)/(\text{CNR}+1)</math>.</li> </ul>



Bits	Descriptions
	<ul style="list-style-type: none"><li>● CMR <math>\geq</math> CNR: PWM output is always high.</li><li>● CMR &lt; CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.</li><li>● CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit</li></ul> <p>(Unit = one PWM clock cycle)</p> <p><b>Note:</b> Any write to CNR will take effect in next PWM cycle.</p>



## PWM Comparator Register 3-0 (CMR3-0)

Register	Offset	R/W	Description	Reset Value
CMR0	PWMA_BA+0x10	R/W	PWM Group A Comparator Register 0	0x0000_0000
	PWMB_BA+0x10	R/W	PWM Group B Comparator Register 0	0x0000_0000
CMR1	PWMA_BA+0x1C	R/W	PWM Group A Comparator Register 1	0x0000_0000
	PWMB_BA+0x1C	R/W	PWM Group B Comparator Register 1	0x0000_0000
CMR2	PWMA_BA+0x28	R/W	PWM Group A Comparator Register 2	0x0000_0000
	PWMB_BA+0x28	R/W	PWM Group B Comparator Register 2	0x0000_0000
CMR3	PWMA_BA+0x34	R/W	PWM Group A Comparator Register 3	0x0000_0000
	PWMB_BA+0x34	R/W	PWM Group B Comparator Register 3	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CMRx [15:8]							
7	6	5	4	3	2	1	0
CMRx [7:0]							

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	CMRx	<p><b>PWM Comparator Register</b> CMR determines the PWM duty.</p> <ul style="list-style-type: none"> <li>● PWM frequency = <math>\text{PWM}_{xy\_CLK} / ((\text{prescale}+1) * (\text{clock divider}) * (\text{CNR}+1))</math>; where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.</li> <li>● Duty ratio = <math>(\text{CMR}+1)/(\text{CNR}+1)</math>.</li> <li>● <math>\text{CMR} \geq \text{CNR}</math>: PWM output is always high.</li> <li>● <math>\text{CMR} &lt; \text{CNR}</math>: PWM low width = <math>(\text{CNR}-\text{CMR})</math> unit; PWM high width = <math>(\text{CMR}+1)</math> unit.</li> </ul>



Bits	Descriptions
	<ul style="list-style-type: none"><li>● CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit (Unit = one PWM clock cycle)</li></ul> <p><b>Note:</b> Any write to CMR will take effect in next PWM cycle.</p>





## PWM Data Register 3-0 (PDR 3-0)

Register	Offset	R/ W	Description	Reset Value
PDR0	PWMA_BA0+0x14	R	PWM Group A Data Register 0	0x0000_0000
	PWMB_BA0+0x14	R	PWM Group B Data Register 0	0x0000_0000
PDR1	PWMA_BA0+0x20	R	PWM Group A Data Register 1	0x0000_0000
	PWMB_BA0+0x20	R	PWM Group B Data Register 1	0x0000_0000
PDR2	PWMA_BA0+0x2C	R	PWM Group A Data Register 2	0x0000_0000
	PWMB_BA0+0x2C	R	PWM Group B Data Register 2	0x0000_0000
PDR3	PWMA_BA0+0x38	R	PWM Group A Data Register 3	0x0000_0000
	PWMB_BA0+0x38	R	PWM Group B Data Register 3	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PDR[15:8]							
7	6	5	4	3	2	1	0
PDR[7:0]							

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	PDRx	<b>PWM Data Register</b> User can monitor PDR to know the current value in 16-bit down counter.



## PWM Interrupt Enable Register (PIER)

Register	Offset	R/W	Description	Reset Value
PIER	PWMA_BA+0x40	R/W	PWM Group A Interrupt Enable Register	0x0000_0000
	PWMB_BA+0x40	R/W	PWM Group B Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				PWMIE3	PWMIE2	PWMIE1	PWMIE0

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	PWMIE3	<b>PWM channel 3 Interrupt Enable</b> 1 = Enable 0 = Disable
[2]	PWMIE2	<b>PWM channel 2 Interrupt Enable</b> 1 = Enable 0 = Disable
[1]	PWMIE1	<b>PWM channel 1 Interrupt Enable</b> 1 = Enable 0 = Disable
[0]	PWMIE0	<b>PWM channel 0 Interrupt Enable</b> 1 = Enable 0 = Disable

## PWM Interrupt Indication Register (PIIR)



Register	Offset	R/W	Description	Reset Value
PIIR	PWMA_BA+0x44	R/W	PWM Group A Interrupt Indication Register	0x0000_0000
	PWMB_BA+0x44	R/W	PWM Group B Interrupt Indication Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				PWMIF3	PWMIF2	PWMIF1	PWMIF0

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	PWMIF3	<b>PWM channel 3 Interrupt Status</b> This bit is set by hardware when PWM3 down counter reaches zero if PWM3 interrupt enable bit (PWMIE3) is 1, software can write 1 to clear this bit to zero
[2]	PWMIF2	<b>PWM channel 2 Interrupt Status</b> This bit is set by hardware when PWM2 down counter reaches zero if PWM2 interrupt enable bit (PWMIE2) is 1, software can write 1 to clear this bit to zero
[1]	PWMIF1	<b>PWM channel 1 Interrupt Status</b> This bit is set by hardware when PWM1 down counter reaches zero if PWM3 interrupt enable bit (PWMIE1) is 1, software can write 1 to clear this bit to zero
[0]	PWMIF0	<b>PWM channel 0 Interrupt Status</b> This bit is set by hardware when PWM0 down counter reaches zero if PWM3 interrupt enable bit (PWMIE0) is 1, software can write 1 to clear this bit to zero

**Note:** User can clear each interrupt flag by writing an one to corresponding bit in PIIR.



## Capture Control Register (CCR0)

Register	Offset	R/W	Description	Reset Value
CCR0	PWMA_BA+0x50	R/W	PWM Group A Capture Control Register	0x0000_0000
	PWMB_BA+0x50	R/W	PWM Group B Capture Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
CFLR1	CRLR1	Reserved	CAPIF1	CAPCH1EN	CFL_IE1	CRL_IE1	INV1
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
CFLR0	CRLR0	Reserved	CAPIF0	CAPCH0EN	CFL_IE0	CRL_IE0	INV0

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23]	CFLR1	<p><b>CFLR1 Latched Indicator Bit</b></p> <p>When PWM group input channel 1 has a falling transition, CFLR1 was latched with the value of PWM down-counter and this bit is set by hardware.</p> <p>Clear this bit by writing a one to it.</p>
[22]	CRLR1	<p><b>CRLR1 Latched Indicator Bit</b></p> <p>When PWM group input channel 1 has a rising transition, CRLR1 was latched with the value of PWM down-counter and this bit is set by hardware.</p> <p>Clear this bit by writing a one to it.</p>
[5]	Reserved	Reserved
[20]	CAPIF1	<p><b>Capture1 Interrupt Indication Flag</b></p> <p>If PWM group channel 1 rising latch interrupt is enabled (CRL_IE1=1), a rising transition occurs at PWM group channel 1 will result in CAPIF1 to high; Similarly, a falling transition will cause CAPIF1 to be set high if PWM group channel 1 falling latch interrupt is enabled (CFL_IE1=1). This flag is clear by software with a write 1 to itself.</p>
[19]	CAPCH1EN	<p><b>Capture PWM Group Channel 1 transition Enable/Disable</b></p> <p>1 = Enable capture function on PWM group channel 1.</p>



Bits	Descriptions	
		<p>0 = Disable capture function on PWM group channel 1</p> <p>When Enable, Capture latched the PMW-counter and saved to CRLR (Rising latch) and CFLR (Falling latch).</p> <p>When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 1 Interrupt.</p>
[18]	<b>CFL_IE1</b>	<p><b>PWM Group Channel 1 Falling Latch Interrupt Enable</b></p> <p>1 = Enable falling latch interrupt</p> <p>0 = Disable falling latch interrupt</p> <p>When Enable, if Capture detects PWM group channel 1 has falling transition, Capture issues an Interrupt.</p>
[17]	<b>CRL_IE1</b>	<p><b>PWM Group Channel 1 Rising Latch Interrupt Enable</b></p> <p>1 = Enable rising latch interrupt</p> <p>0 = Disable rising latch interrupt</p> <p>When Enable, if Capture detects PWM group channel 1 has rising transition, Capture issues an Interrupt.</p>
[16]	<b>INV1</b>	<p><b>PWM Group Channel 1 Inverter ON/OFF</b></p> <p>1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer</p> <p>0 = Inverter OFF</p>
[15:8]	<b>Reserved</b>	Reserved
[7]	<b>CFLR0</b>	<p><b>CFLR0 Latched Indicator Bit</b></p> <p>When PWM group input channel 0 has a falling transition, CFLR0 was latched with the value of PWM down-counter and this bit is set by hardware.</p> <p>Clear this bit by writing a one to it.</p>
[6]	<b>CRLR0</b>	<p><b>CRLR0 Latched Indicator Bit</b></p> <p>When PWM group input channel 0 has a rising transition, CRLR0 was latched with the value of PWM down-counter and this bit is set by hardware.</p> <p>Clear this bit by writing a one to it.</p>
[5]	<b>Reserved</b>	Reserved
[4]	<b>CAPIF0</b>	<p><b>Capture0 Interrupt Indication Flag</b></p> <p>If PWM group channel 0 rising latch interrupt is enabled (CRL_IE0=1), a rising transition occurs at PWM group channel 0 will result in CAPIF0 to high; Similarly, a falling transition will cause CAPIF0 to be set high if PWM group channel 0 falling latch interrupt is enabled (CFL_IE0=1). This flag is clear by software with a write 1 to itself.</p>
[3]	<b>CAPCH0EN</b>	<p><b>Capture Channel 0 transition Enable/Disable</b></p> <p>1 = Enable capture function on PWM group channel 0.</p> <p>0 = Disable capture function on PWM group channel 0</p> <p>When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising</p>



Bits	Descriptions	
		latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 0 Interrupt.
[2]	<b>CFL_IE0</b>	<b>PWM Group Channel 0 Falling Latch Interrupt Enable ON/OFF</b> 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 0 has falling transition, Capture issues an Interrupt.
[1]	<b>CRL_IE0</b>	<b>PWM Group Channel 0 Rising Latch Interrupt Enable ON/OFF</b> 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 0 has rising transition, Capture issues an Interrupt.
[0]	<b>INVO</b>	<b>PWM Group Channel 0 Inverter ON/OFF</b> 1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF



## Capture Control Register (CCR2)

Register	Offset	R/W	Description	Reset Value
CCR2	PWMA_BA+0x54	R/W	PWM Group A Capture Control Register	0x0000_0000
	PWMB_BA+0x54	R/W	PWM Group B Capture Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
CFLRI3	CRLRI3	Reserved	CAPIF3	CAPCH3EN	CFL_IE3	CRL_IE3	INV3
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
CFLRI2	CRLRI2	Reserved	CAPIF2	CAPCH2EN	CFL_IE2	CRL_IE2	INV2

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23]	CFLRI3	<p><b>CFLR3 Latched Indicator Bit</b></p> <p>When PWM group input channel 3 has a falling transition, CFLR3 was latched with the value of PWM down-counter and this bit is set by hardware.</p> <p>Write 1 to clear this bit to zero.</p>
[22]	CRLRI3	<p><b>CRLR3 Latched Indicator Bit</b></p> <p>When PWM group input channel 3 has a rising transition, CRLR3 was latched with the value of PWM down-counter and this bit is set by hardware.</p> <p>Write 1 to clear this bit to zero.</p>
[21]	Reserved	Reserved
[20]	CAPIF3	<p><b>Capture3 Interrupt Indication Flag</b></p> <p>If PWM group channel 3 rising latch interrupt is enabled (CRL_IE3=1), a rising transition occurs at PWM group channel 3 will result in CAPIF3 to high; Similarly, a falling transition will cause CAPIF3 to be set high if PWM group channel 3 falling latch interrupt is enabled (CFL_IE3=1).</p> <p>Write 1 to clear this bit to zero.</p>
[19]	CAPCH3EN	<p><b>Capture Channel 3 transition Enable/Disable</b></p> <p>1 = Enable capture function on PWM group channel 3</p> <p>0 = Disable capture function on PWM group channel 3</p>



Bits	Descriptions	
		When Enable, Capture latched the PWM-counter and saved to CRLR (Rising latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 3 Interrupt.
[18]	<b>CFL_IE3</b>	<b>PWM Group Channel 3 Falling Latch Interrupt Enable</b> 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 3 has falling transition, Capture issues an Interrupt.
[17]	<b>CRL_IE3</b>	<b>PWM Group Channel 3 Rising Latch Interrupt Enable</b> 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 3 has rising transition, Capture issues an Interrupt.
[16]	<b>INV3</b>	<b>PWM Group Channel 3 Inverter ON/OFF</b> 1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF
[15:8]	<b>Reserved</b>	Reserved
[7]	<b>CFLR2</b>	<b>CFLR2 Latched Indicator Bit</b> When PWM group input channel 2 has a falling transition, CFLR2 was latched with the value of PWM down-counter and this bit is set by hardware. <b>Note:</b> Write 1 to clear this bit to zero.
[6]	<b>CRLR2</b>	<b>CRLR2 Latched Indicator Bit</b> When PWM group input channel 2 has a rising transition, CRLR2 was latched with the value of PWM down-counter and this bit is set by hardware. <b>Note:</b> Write 1 to clear this bit to zero.
[5]	<b>Reserved</b>	Reserved
[4]	<b>CAPIF2</b>	<b>Capture2 Interrupt Indication Flag</b> If PWM group channel 2 rising latch interrupt is enabled (CRL_IE2=1), a rising transition occurs at PWM group channel 2 will result in CAPIF2 to high; Similarly, a falling transition will cause CAPIF2 to be set high if PWM group channel 2 falling latch interrupt is enabled (CFL_IE2=1). <b>Note:</b> Write 1 to clear this bit to zero.
[3]	<b>CAPCH2EN</b>	<b>Capture Channel 2 transition Enable/Disable</b> 1 = Enable capture function on PWM group channel 2 0 = Disable capture function on PWM group channel 2 When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising





Bits	Descriptions	
		latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 2 Interrupt.
[2]	<b>CFL_IE2</b>	<b>PWM Group Channel 2 Falling Latch Interrupt Enable ON/OFF</b> 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 2 has falling transition, Capture issues an Interrupt.
[1]	<b>CRL_IE2</b>	<b>PWM Group Channel 2 Rising Latch Interrupt Enable ON/OFF</b> 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 2 has rising transition, Capture issues an Interrupt.
[0]	<b>INV2</b>	<b>PWM Group Channel 2 Inverter ON/OFF</b> 1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF



## Capture Rising Latch Register3-0 (CRLR3-0)

Register	Offset	R/W	Description	Reset Value
CRLR0	PWMA_BA+0x58	R	PWM Group A Capture Rising Latch Register (channel 0)	0x0000_0000
	PWMB_BA+0x58	R	PWM Group B Capture Rising Latch Register (channel 0)	0x0000_0000
CRLR1	PWMA_BA+0x60	R	PWM Group A Capture Rising Latch Register (channel 1)	0x0000_0000
	PWMB_BA+0x60	R	PWM Group B Capture Rising Latch Register (channel 1)	0x0000_0000
CRLR2	PWMA_BA+0x68	R	PWM Group A Capture Rising Latch Register (channel 2)	0x0000_0000
	PWMB_BA+0x68	R	PWM Group B Capture Rising Latch Register (channel 2)	0x0000_0000
CRLR3	PWMA_BA+0x70	R	PWM Group A Capture Rising Latch Register (channel 3)	0x0000_0000
	PWMB_BA+0x70	R	PWM Group B Capture Rising Latch Register (channel 3)	0x0000_0000

**Note:** If CPU clock is slower than PWM/Capture clock, a write to CRLRx is not guaranteed.

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CRLRx [15:8]							
7	6	5	4	3	2	1	0
CRLRx [7:0]							

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	CRLRx	<b>Capture Rising Latch Register</b> Latch the PWM counter when Channel 0/1/2/3 has rising transition.



## Capture Falling Latch Register3-0 (CFLR3-0)

Register	Offset	R/W	Description	Reset Value
CFLR0	PWMA_BA+0x5C	R	PWM Group A Capture Falling Latch Register (channel 0)	0x0000_0000
	PWMB_BA+0x5C	R	PWM Group B Capture Falling Latch Register (channel 0)	0x0000_0000
CFLR1	PWMA_BA+0x64	R	PWM Group A Capture Falling Latch Register (channel 1)	0x0000_0000
	PWMB_BA+0x64	R	PWM Group B Capture Falling Latch Register (channel 1)	0x0000_0000
CFLR2	PWMA_BA+0x6C	R	PWM Group A Capture Falling Latch Register (channel 2)	0x0000_0000
	PWMB_BA+0x6C	R	PWM Group B Capture Falling Latch Register (channel 2)	0x0000_0000
CFLR3	PWMA_BA+0x74	R	PWM Group A Capture Falling Latch Register (channel 3)	0x0000_0000
	PWMB_BA+0x74	R	PWM Group B Capture Falling Latch Register (channel 3)	0x0000_0000

**Note:** If CPU clock is slower than PWM/Capture clock, a write to CFLRx is not guaranteed.

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CFLRx [15:8]							
7	6	5	4	3	2	1	0
CFLRx [7:0]							

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	CFLRx	<b>Capture Falling Latch Register</b> Latch the PWM counter when Channel 0/1/2/3 has Falling transition.



## Capture Input Enable Register (CAPENR)

Register	Offset	R/W	Description	Reset Value
CAPENR	PWMA_BA+0x78	R/W	PWM Group A Capture Input 0~3 Enable Register	0x0000_0000
	PWMB_BA+0x78	R/W	PWM Group B Capture Input 0~3 Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				CAPENR			

Bits	Descriptions
[3:0]	<p><b>CAPENR</b></p> <p><b>Capture Input Enable Register</b></p> <p>There are four capture inputs from pad. Bit0~Bit3 are used to control each inputs ON or OFF.</p> <p>0 = OFF (PWMx multi-function pin input does not affect input capture function.)</p> <p>1 = ON (PWMx multi-function pin input will affect its input capture function.)</p> <p>CAPENR</p> <p><u>Bit 3210 for PWM group A</u></p> <p>Bit xxx1 → Capture channel 0 is from P2.0</p> <p>Bit xx1x → Capture channel 1 is from P2.1</p> <p>Bit x1xx → Capture channel 2 is from P2.2</p> <p>Bit 1xxx → Capture channel 3 is from P2.3</p> <p><u>Bit 3210 for PWM group B</u></p> <p>Bit xxx1 → Capture channel 0 is from P2.4</p> <p>Bit xx1x → Capture channel 1 is from P2.5</p> <p>Bit x1xx → Capture channel 2 is from P2.6</p> <p>Bit 1xxx → Capture channel 3 is from P2.7</p>



## PWM Output Enable Register (POE)

Register	Offset	R/W	Description	Reset Value
POE	PWMA_BA+0x7C	R/W	PWM Group A Output Enable Register for channel 0~3	0x0000_0000
	PWMB_BA+0x7C	R/W	PWM Group B Output Enable Register for channel 0~3	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				PWM3	PWM2	PWM1	PWM0

Bits	Descriptions	
[3]	PWM3	<p><b>PWM Channel 3 Output Enable Register</b></p> <p>1 = Enable PWM channel 3 output to pin 0 = Disable PWM channel 3 output to pin</p> <p><b>Note:</b> The corresponding GPIO pin also must be switched to PWM function</p>
[2]	PWM2	<p><b>PWM Channel 2 Output Enable Register</b></p> <p>1 = Enable PWM channel 2 output to pin 0 = Disable PWM channel 2 output to pin</p> <p><b>Note:</b> The corresponding GPIO pin also must be switched to PWM function</p>
[1]	PWM1	<p><b>PWM Channel 1 Output Enable Register</b></p> <p>1 = Enable PWM channel 1 output to pin 0 = Disable PWM channel 1 output to pin</p> <p><b>Note:</b> The corresponding GPIO pin also must be switched to PWM function</p>
[0]	PWM0	<p><b>PWM Channel 0 Output Enable Register</b></p> <p>1 = Enable PWM channel 0 output to pin 0 = Disable PWM channel 0 output to pin</p> <p><b>Note:</b> The corresponding GPIO pin also must be switched to PWM function</p>

## 6.7 Serial Peripheral Interface (SPI)

### 6.7.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which operates in full duplex mode. Devices communicate in master/slave mode with 4-wire bi-direction interface. NuMicro M051™ series contains up to two sets of SPI controller performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. Each set of SPI controller can be set as a master, it also can be configured as a slave device controlled by an off-chip master device. This controller supports a variable serial clock for special application.

### 6.7.2 Features

- Up to two sets of SPI controller
- Support master or slave mode operation
- Configurable bit length up to 32-bit of a transfer word and configurable word numbers up to 2 of a transaction, so the maximum bit length is 64-bit for each data transfer
- Provide burst mode operation, transmit/receive can be transferred up to two times word transaction in one transfer
- Support MSB or LSB first transfer
- Support byte reorder function
- Support byte or word suspend mode
- Support two programmable serial clock frequencies in master mode
- Support three wire, no slave select signal, bi-direction interface
- The SPI clock rate can be configured to equal the system clock rate

6.7.3 Block Diagram




Figure 6.7.3-1 SPI Block Diagram

## 6.7.4 Function Description

### Master/Slave Mode

This SPI controller can be set as master or slave mode by setting the SLAVE bit (SPI\_CNTRL[18]) to communicate with the off-chip SPI slave or master device. The application block diagrams in master and slave mode are shown as below.




Figure 6.7.4-1 SPI Master Mode Application Block Diagram




Figure 6.7.4-2 SPI Slave Mode Application Block Diagram

### Slave Select

In master mode, each SPI controller can drive one off-chip slave device through the slave select output pin SPISS0 or SPISS1. In slave mode, the off-chip master device drives the slave select signal from the SPISS0/1 input port to this SPI controller. In master/slave mode, the active state



of slave select signal can be programmed to low active or high active in SS\_LVL bit (SPI\_SSR[2]), and the SS\_LTRIG bit (SPI\_SSR[4]) defines the slave select signal SPISS0/1 is level trigger or edge trigger. The selection of trigger condition depends on what type of peripheral slave/master device is connected.

In slave mode, if the SS\_LTRIG bit is configured as level trigger, the LTRIG\_FLAG bit (SPI\_SSR[5]) is used to indicate if both the received number and received bits met the requirement which defines in TX\_NUM and TX\_BIT\_LEN among one transaction done (the transaction done means the slave select has deactivated or the SPI controller has finished one data transfer.)

### Level-trigger / Edge-trigger

In slave mode, the slave select signal can be configured as level-trigger or edge-trigger. In edge-trigger, the data transfer starts from an active edge and ends on an inactive edge. If master does not send an inactive edge to slave, the transfer procedure will not be completed and the interrupt flag of slave will not be set. In level-trigger, the following two conditions will terminate the transfer procedure and the interrupt flag of slave will be set. The first condition is that if the number of transferred bits matches the settings of TX\_NUM and TX\_BIT\_LEN, the interrupt flag of slave will be set. The second condition, if master set the slave select pin to inactive level during the transfer is in progress, it will force slave device to terminate the current transfer no matter how many bits have been transferred and the interrupt flag will be set. User can read the status of LTRIG\_FLAG bit to check if the data has been completely transferred.

### Automatic Slave Select

In master mode, if the bit AUTOSS (SPI\_SSR[3]) is set, the slave select signals will be generated automatically and output to SPISS0/1 pin according to SSR[0] (SPI\_SSR[0]) whether be enabled or not. It means that the slave select signal, will be asserted by the SPI controller when transmit/receive is started by setting the GO\_BUSY bit (SPI\_CNTRL[0]) and will be de-asserted after the data transfer is finished. If the AUTOSS bit is cleared, the slave select output signals will be asserted/de-asserted by manual setting/clearing the SSR[1:0]. The active state of the slave select output signals is specified in SS\_LVL bit (SPI\_SSR[2]).

### Serial Clock

In master mode, set the DIVIDER1 bits (SPI\_DIVIDER[15:0]) to program the output frequency of serial clock to the SPICLK output port. It also supports a variable serial clock if the VARCLK\_EN bit (SPI\_CTL[23]) is enabled. In this case, the output frequency of serial clock can be programmed as one of the two different frequencies which depend on the value of DIVIDER1 (SPI\_DIVIDER[15:0]) and DIVIDER2 (SPI\_DIVIDER[31:16]). The serial clock rate of each cycle is depended on the setting of the SPI\_VARCLK register.

In slave mode, the off-chip master device drives the serial clock through the SPICLK input port to this SPI controller.

## Variable Serial Clock Frequency

In master mode, the output of serial clock can be programmed as variable frequency pattern if the Variable Clock Enable bit VARCLK\_EN (SPI\_CNTRL[23]) is enabled. The frequency pattern format is defined in VARCLK (SPI\_VARCLK[31:0]) register. If the bit content of VARCLK is '0' the output frequency is according with the DIVIDER (SPI\_DIVIDER[15:0]) and if the bit content of VARCLK is '1', the output frequency is according to the DIVIDER2 (SPI\_DIVIDER[31:16]). Figure 6.7.4-3 is the timing relationship among the serial clock (SPICLK), the VARCLK, the DIVIDER and the DIVIDER2 registers. A two-bit combination in the VARCLK defines one clock cycle. The bit field VARCLK[31:30] defines the first clock cycle of SPICLK. The bit field VARCLK[29:28] defines the second clock cycle of SPICLK and so on. The clock source selections are defined in VARCLK and it must be set 1 cycle before the next clock option. For example, if there are 5 CLK1 cycle in SPICLK, the VARCLK shall set 9 '0' in the MSB of VARCLK. The 10th shall be set as '1' in order to switch the next clock source is CLK2. Note that when enable the VARCLK\_EN bit, the setting of TX\_BIT\_LEN must be programmed as 0x10 (16-bit mode only).




Figure 6.7.4-3 Variable Serial Clock Frequency

## Clock Polarity

The CLKP bit (SPI\_CTL[11]) defines the serial clock idle state. If CLKP = 1, the output SPICLK is idle at high state, otherwise it is at low state if CLKP = 0.

## Transmit/Receive Bit Length

The bit length of a transaction word is defined in TX\_BIT\_LEN bit field (SPI\_CNTRL[7:3]). It can be configured up to 32-bit length in a transaction word for transmitting and receiving.




Figure 6.7.4-4 32-Bit in one Transaction

### Burst Mode

SPI controller can switch to burst mode by setting TX\_NUM bit field (SPI\_CNTRL[9:8]) to 0x01. In burst mode, SPI can transmit/receive two transactions in one transfer. The SPI burst mode waveform is showed below:




Figure 6.7.4-5 Two Transactions in One Transfer (Burst Mode)

### LSB First

The LSB bit (SPI\_CNTRL[10]) defines the data transmission either from LSB or MSB firstly to start to transmit/receive data.

### Transmit Edge

The TX\_NEG bit (SPI\_CNTRL[2]) defines the data transmitted out either at negative edge or at positive edge of serial clock SPICLK.

### Receive Edge



The Rx\_NEG bit (SPI\_CNTRL[1]) defines the data received in either at negative edge or at positive edge of serial clock SPICLK.

Note: the settings of TX\_NEG and RX\_NEG are mutual exclusive. In other words, don't transmit and receive data at the same clock edge.

## **Word Suspend**

These four bits field of SP\_CYCLE (SPI\_CNTRL[15:12]) provide a configurable suspend interval 2 ~ 17 serial clock periods between two successive transaction words in master mode. The suspend interval is from the last falling clock edge of the preceding transaction word to the first rising clock edge of the following transaction word if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge of the preceding transaction word to the falling clock edge of the following transaction word. The default value of SP\_CYCLE is 0x0 (2 serial clock cycles), but set these bits field has no any effects on data transaction process if TX\_NUM = 0x00.

## Byte Reorder

When the transfer is set as MSB first (LSB = 0) and the REORDER is enabled, the data stored in the TX buffer and RX buffer will be rearranged in the order as [BYTE0, BYTE1, BYTE2, BYTE3] in TX\_BIT\_LEN = 32-bit mode, and the sequence of transmitted/received data will be BYTE0, BYTE1, BYTE2, and then BYTE3. If the TX\_BIT\_LEN is set as 24-bit mode, the data in TX buffer and RX buffer will be rearranged as [unknown byte, BYTE0, BYTE1, BYTE2]. The SPI controller will transmit/receive data with the sequence of BYTE0, BYTE1 and then BYTE2. Each byte will be transmitted/received with MSB first. The rule of 16-bit mode is the same as above. Byte reorder function is only available when TX\_BIT\_LEN is configured as 16, 24, and 32 bits.




Figure 6.7.4-6 Byte Reorder

## Byte Suspend

In master mode, if SPI\_CNTRL[19] is set to 1, the hardware will insert a suspend interval 2 ~ 17 serial clock periods between two successive bytes in a transaction word. Both settings of byte suspend and word suspend are configured in SP\_CYCLE. Note that when enable the byte suspend function, the setting of TX\_BIT\_LEN must be programmed as 0x00 only (32-bit per transaction word).




Figure 6.7.4-7 Timing Waveform for Byte Suspend

REORDER	Description
00	Disable both byte reorder function and byte suspend interval.
01	Enable byte reorder function and insert a byte suspend interval (2~17 SPICLK) among each byte. The setting of TX_BIT_LEN must be configured as 0x00 ( 32 bits/ word)
10	Enable byte reorder function but disable byte suspend function
11	Disable byte reorder function, but insert a suspend interval (2~17 SPICLK) among each byte. The setting of TX_BIT_LEN must be configured as 0x00 ( 32 bits/ word)

Table 6.7-1 Byte Order and Byte Suspend Conditions

## No Slave Select Mode (3-WIRE Mode)

This is used to ignore the slave select signal in slave mode. The SPI controller can work on no slave select mode (3-WIRE mode) interface including SPICLK, SPI\_MISO, and SPI\_MOSI when it is set as a slave device. When the NOSLVSEL bit is set as 1, the controller will start to transmit/receive data after the GO\_BUSY bit is set to 1 and the serial clock appears. In no slave select signal mode, the SS\_LTRIG, SPI\_SSR[4], shall be set as 1.

## Interrupt

Each SPI controller can generate an individual interrupt when data transfer is finished and the respective interrupt event flag **IF** (SPI\_CNTRL[16]) will be set. The interrupt event flag will generate an interrupt to CPU if the interrupt enable bit **IE** (SPI\_CNTRL[17]) is set. The interrupt event flag **IF** can be cleared only by writing 1 to it.

In 3-WIRE mode, the interrupt flag in SLV\_START\_INTSTS will be set when the transfer has started and there is also an interrupt event when the received data meet the required bits which are defined in TX\_BIT\_LEN and TX\_NUM. If the received bits are less than the requirement and there is no more serial clock input over the time period which is defined by the user in slave mode with no slave select, the user can set the SLV\_ABORT bit to force the current transfer done and then the user can get a transfer done interrupt event.

## 6.7.5 Timing Diagram

The active state of slave select signal can be defined by the settings of SS\_LVL bit (SPI\_SSR[2]) and SS\_LTRIG bit (SPI\_SSR[4]). The serial clock (SPICLK) idle state can be configured as high state or low state by setting the CLKP bit (SPI\_CNTRL[11]). It also provides the bit length of a transaction word in TX\_BIT\_LEN (SPI\_CNTRL[7:3]), the transfer number in TX\_NUM (SPI\_CNTRL[8]), and transmit/receive data from MSB or LSB first in LSB bit (SPI\_CNTRL[10]). Users also can select which edge of serial clock to transmit/receive data in TX\_NEG/RX\_NEG (SPI\_CNTRL[2:1]) registers. Four SPI timing diagrams for master/slave operations and the related settings are shown as below.




Figure 6.7.5-1 SPI Timing in Master Mode






Figure 6.7.5-2 SPI Timing in Master Mode (Alternate Phase of SPICLK)




Figure 6.7.5-3 SPI Timing in Slave Mode




Figure 6.7.5-4 SPI Timing in Slave Mode (Alternate Phase of SPICLK)

## 6.7.6 Programming Examples

**Example 1,** SPI controller is set as a master to access an off-chip slave device with following specifications:

- Data bit is latched on positive edge of serial clock
- Data bit is driven on negative edge of serial clock
- Data is transferred from MSB first
- SPICLK is idle at low state
- Only one byte of data to be transmitted/received in a transaction
- Use the first SPI slave select pin to connect with an off-chip slave device. Slave select signal is active low

The operation flow is as follows.

- 1) Set the DIVIDER (SPI\_DIVIDER [15:0]) register to determine the output frequency of serial clock.
- 2) Write the SPI\_SSR register a proper value for the related settings of master mode
  1. Disable the Automatic Slave Select bit AUTOSS(SPI\_SSR[3] = 0)  
Select low level trigger output of slave select signal in the Slave Select Active Level bit SS\_LVL (SPI\_SSR[2] = 0)
  2. Select slave select signal to be output active at the IO pin by setting the Slave Select Register bits SSR[0] (SPI\_SSR[0]) to active the off-chip slave devices

- 3) Write the related settings into the SPI\_CNTRL register to control this SPI master actions
  1. Set this SPI controller as master device in SLAVE bit (SPI\_CNTRL[18] = 0)
  2. Force the serial clock idle state at low in CLKP bit (SPI\_CNTRL[11] = 0)
  3. Select data transmitted at negative edge of serial clock in TX\_NEG bit (SPI\_CNTRL[2] = 1)
  4. Select data latched at positive edge of serial clock in RX\_NEG bit (SPI\_CNTRL[1] = 0)
  5. Set the bit length of word transfer as 8-bit in TX\_BIT\_LEN bit field (SPI\_CNTRL[7:3] = 0x08)
  6. Set only one time of word transfer in TX\_NUM (SPI\_CNTRL[9:8] = 0x0)
  7. Set MSB transfer first in MSB bit (SPI\_CNTRL[10] = 0), and don't care the SP\_CYCLE bit field (SPI\_CNTRL[15:12]) due to it's not in burst mode in this case
- 4) If this SPI master will transmits (writes) one byte data to the off-chip slave device, write the byte data that will be transmitted into the TX0[7:0] (SPI\_TX0[7:0]) register.
- 5) If this SPI master just only receives (reads) one byte data from the off-chip slave device, you don't need to care what data will be transmitted and just write 0xFF into the SPI\_TX0[7:0] register.
- 6) Enable the GO\_BUSY bit (SPI\_CNTRL [0] = 1) to start the data transfer at the SPI interface.
- 7) Waiting for SPI interrupt occurred (if the Interrupt Enable IE bit is set) or just polling the GO\_BUSY bit till it is cleared to 0 by hardware automatically.
- 8) Read out the received one byte data from RX0 [7:0] (SPI\_RX0[7:0]) register.
- 9) Go to 4) to continue another data transfer or set SSR [0] to 0 to inactivate the off-chip slave devices.

**Example 2,** The SPI controller is set as a slave device and connects with an off-chip master device. The off-chip master device communicates with the on-chip SPI slave controller through the SPI interface with the following specifications:

- Data bit is latched on positive edge of serial clock
- Data bit is driven on negative edge of serial clock
- Data is transferred from LSB first
- SPICLK is idle at high state
- Only one byte of data to be transmitted/received in a transaction
- Slave select signal is high level trigger

The operation flow is as follows.

- 1) Write the SPI\_SSR register a proper value for the related settings of slave mode

Select high level and level trigger for the input of slave select signal by setting the Slave Select Active Level bit SS\_LVL (SPI\_SSR[2] = 1) and the Slave Select Level Trigger bit SS\_LTRIG (SPI\_SSR[4] = 1).



- 2) Write the related settings into the SPI\_CNTRL register to control this SPI slave actions
    1. Set this SPI controller as slave device in SLAVE bit (SPI\_CNTRL[18] = 1)
    2. Select the serial clock idle state at high in CLKP bit (SPI\_CNTRL[11] = 1)
    3. Select data transmitted at negative edge of serial clock in TX\_NEG bit (SPI\_CNTRL[2] = 1)
    4. Select data latched at positive edge of serial clock in RX\_NEG bit (SPI\_CNTRL[1] = 0)
    5. Set the bit length of word transfer as 8-bit in TX\_BIT\_LEN bit field (SPI\_CNTRL[7:3] = 0x08)
    6. Set only one time of word transfer in TX\_NUM (SPI\_CNTRL[9:8] = 0x0)
    7. Set LSB transfer first in LSB bit (SPI\_CNTRL[10] = 1), and don't care the SP\_CYCLE bit field (SPI\_CNTRL[15:12]) due to not burst mode in this case.
  - 3) If this SPI slave will transmits (be read) one byte data to the off-chip master device, write the byte data that will be transmitted into the TX0 [7:0] (SPI\_TX0[7:0]) register.
  - 4) If this SPI slave just only receives (be written) one byte data from the off-chip master device, you don't care what data will be transmitted and just write 0xFF into the SPI\_TX0[7:0] register.
  - 5) Enable the GO\_BUSY bit (SPI\_CNTRL[0] = 1) to wait for the slave select trigger input and serial clock input from the off-chip master device to start the data transfer at the SPI interface.
  - 6) Waiting for SPI interrupt occurred (if the Interrupt Enable IE bit is set), or just polling the GO\_BUSY bit till it is cleared to 0 by hardware automatically.
  - 7) Read out the received one byte data from RX[7:0] (SPI\_RX0[7:0]) register.
- Go to 3) to continue another data transfer or disable the GO\_BUSY bit to stop data transfer.



## 6.7.7 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
SPI0_BA = 0x4003_0000				
SPI1_BA = 0x4003_4000				
SPI_CNTRL	SPIx_BA+0x00	R/W	Control and Status Register	0x0500_0004
SPI_DIVIDER	SPIx_BA+0x04	R/W	Clock Divider Register	0x0000_0000
SPI_SSR	SPIx_BA+0x08	R/W	Slave Select Register	0x0000_0000
SPI_RX0	SPIx_BA+0x10	R	Data Receive Register 0	0x0000_0000
SPI_RX1	SPIx_BA+0x14	R	Data Receive Register 1	0x0000_0000
SPI_TX0	SPIx_BA+0x20	W	Data Transmit Register 0	0x0000_0000
SPI_TX1	SPIx_BA+0x24	W	Data Transmit Register 1	0x0000_0000
SPI_VARCLK	SPIx_BA+0x34	R/W	Variable Clock Pattern Register	0x007F_FF87
SPI_CNTRL2	SPIx_BA+0x3C	R/W	Control and Status Register 2	0x0000_0000

Note: When software programs CNTRL, the GO\_BUSY bit should be written last.



## 6.7.8 Register Description

### SPI Control and Status Register (SPI\_CNTRL)

Register	Offset	R/W	Description	Reset Value
SPI_CNTRL	SPIx_BA+0x00	R/W	Control and Status Register	0x0500_0004

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
VARCLK_EN	Reserved		REORDER		SLAVE	IE	IF
15	14	13	12	11	10	9	8
SP_CYCLE				CLKP	LSB	TX_NUM	
7	6	5	4	3	2	1	0
TX_BIT_LEN					TX_NEG	RX_NEG	GO_BUSY

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23]	VARCLK_EN	<p><b>Variable Clock Enable (Master Only)</b></p> <p>1 = The serial clock output frequency is variable. The output frequency is decided by the value of VARCLK, DIVIDER, and DIVIDER2.</p> <p>0 = The serial clock output frequency is fixed and decided only by the value of DIVIDER.</p> <p>Note that when enable this VARCLK_EN bit, the setting of TX_BIT_LEN must be programmed as 0x10 (16-bit mode)</p>
[22:21]	Reserved	Reserved
[20:19]	REORDER	<p><b>Reorder Mode Select</b></p> <p>00 = Disable both byte reorder and byte suspend functions.</p> <p>01 = Enable byte reorder function and insert a byte suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word)</p> <p>10 = Enable byte reorder function, but disable byte suspend function.</p> <p>11 = Disable byte reorder function, but insert a suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word)</p> <p>Note:</p> <ol style="list-style-type: none"> <li>Byte reorder function is only available if TX_BIT_LEN is defined as 16, 24, and 32 bits.</li> </ol>



Bits	Descriptions	
		2. In slave mode with level-trigger configuration, if the byte suspend function is enabled, the slave select pin must be kept at active state during the successive four bytes transfer.
[18]	<b>SLAVE</b>	<b>Slave Mode Indication</b> 1 = Slave mode 0 = Master mode
[17]	<b>IE</b>	<b>Interrupt Enable</b> 1 = Enable SPI Interrupt 0 = Disable SPI Interrupt
[16]	<b>IF</b>	<b>Interrupt Flag</b> 1 = It indicates that the transfer is done. 0 = It indicates that the transfer dose not finish yet. Note: This bit will be cleared by writing 1 to itself.
[15:12]	<b>SP_CYCLE</b>	<b>Suspend Interval (Master Only)</b> These four bits provide configurable suspend interval between two successive transmit/receive transaction in a transfer. The suspend interval is from the last falling clock edge of the current transaction to the first rising clock edge of the successive transaction if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge to the falling clock edge. The default value is 0x0. When TX_NUM = 00b, setting this field has no effect on transfer. The desired suspend interval is obtained according to the following equation: ■ For byte suspend interval and burst mode suspend interval: $(SP\_CYCLE[3:0] + 2) * \text{period of SPICLK} + 1 \text{ system clock cycle}$ Ex: SP_CYCLE = 0x0 ... 2 SPICLK clock cycle + 1 system clock cycle SP_CYCLE = 0x1 ... 3 SPICLK clock cycle + 1 system clock cycle ..... SP_CYCLE = 0xE ... 16 SPICLK clock cycle + 1 system clock cycle SP_CYCLE = 0xF ... 17 SPICLK clock cycle + 1 system clock cycle  If the SPI clock rate equals system clock rate, that is to say, the DIV_ONE feature is enabled, the burst mode suspend interval period is $(SP\_CYCLE[3:0] * 2 + 3.5) * \text{period of system clock}$
[11]	<b>CLKP</b>	<b>Clock Polarity</b> 1 = SPICLK idle high 0 = SPICLK idle low
[10]	<b>LSB</b>	<b>LSB First</b> 1 = The LSB is sent first on the line (bit 0 of SPI_TX0/1), and the first bit received from the line will be put in the LSB position in the RX register (bit 0 of SPI_RX0/1). 0 = The MSB is transmitted/received first (which bit in SPI_TX0/1 and SPI_RX0/1)



Bits	Descriptions	
		register that is depends on the TX_BIT_LEN field).
[9:8]	<b>TX_NUM</b>	<p><b>Numbers of Transmit/Receive Word</b></p> <p>This field specifies how many transmit/receive word numbers should be executed in one transfer.</p> <p>00 = Only one transmit/receive word will be executed in one transfer.</p> <p>01 = Two successive transmit/receive words will be executed in one transfer. (burst mode)</p> <p>10 = Reserved.</p> <p>11 = Reserved.</p> <p>Note: in slave mode with level-trigger configuration, if TX_NUM is set to 01, the slave select pin must be kept at active state during the successive data transfer.</p>
[7:3]	<b>TX_BIT_LEN</b>	<p><b>Transmit Bit Length</b></p> <p>This field specifies how many bits are transmitted in one transaction. Up to 32 bits can be transmitted.</p> <p>TX_BIT_LEN = 0x01 ... 1 bit</p> <p>TX_BIT_LEN = 0x02 ... 2 bits</p> <p>.....</p> <p>TX_BIT_LEN = 0x1F ... 31 bits</p> <p>TX_BIT_LEN = 0x00 ... 32 bits</p>
[2]	<b>TX_NEG</b>	<p><b>Transmit At Negative Edge</b></p> <p>1 = The transmitted data output signal is changed at the falling edge of SPICLK</p> <p>0 = The transmitted data output signal is changed at the rising edge of SPICLK</p>
[1]	<b>RX_NEG</b>	<p><b>Receive At Negative Edge</b></p> <p>1 = The received data input signal is latched at the falling edge of SPICLK</p> <p>0 = The received data input signal is latched at the rising edge of SPICLK</p>
[0]	<b>GO_BUSY</b>	<p><b>Go and Busy Status</b></p> <p>1 = In master mode, writing 1 to this bit to start the SPI data transfer; in slave mode, writing 1 to this bit indicates that the slave is ready to communicate with a master.</p> <p>0 = Writing 0 to this bit to stop data transfer if SPI is transferring.</p> <p>During the data transfer, this bit keeps the value of 1. As the transfer is finished, this bit will be cleared automatically.</p> <p>Note: All registers should be set before writing 1 to this GO_BUSY bit.</p>





## SPI Divider Register (SPI\_DIVIDER)

Register	Offset	R/W	Description	Reset Value
SPI_DIVIDER	SPIx_BA+0x04	R/W	Clock Divider Register (Master Only)	0x0000_0000

31	30	29	28	27	26	25	24
DIVIDER2[15:8]							
23	22	21	20	19	18	17	16
DIVIDER2[7:0]							
15	14	13	12	11	10	9	8
DIVIDER[15:8]							
7	6	5	4	3	2	1	0
DIVIDER[7:0]							

Bits	Descriptions
[31:16]	<p><b>Clock Divider 2 Register</b> (master only)</p> <p>The value in this field is the 2<sup>nd</sup> frequency divider for generating the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:</p> $f_{skl} = \frac{f_{pclk}}{(DIVIDER2 + 1) * 2}$ <p>If VARCLK_EN is cleared to 0, this setting is unmeaning.</p>
[15:0]	<p><b>Clock Divider Register</b> (master only)</p> <p>The value in this field is the frequency divider for generating the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:</p> $f_{skl} = \frac{f_{pclk}}{(DIVIDER + 1) * 2}$ <p>In slave mode, the period of SPI clock driven by a master shall equal or over 5 times the period of PCLK. In other words, the maximum frequency of SPI clock is the fifth of the frequency of slave's PCLK.</p>



## SPI Slave Select Register (SPI\_SSR)

Register	Offset	R/W	Description	Reset Value
SPI_SSR	SPI0_BA+0x08	R/W	Slave Select Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		LTRIG_FLAG	SS_LTRIG	AUTOSS	SS_LVL	Reserved	SSR

Bits	Descriptions	
[31:6]	Reserved	Reserved
[5]	LTRIG_FLAG	<p><b>Level Trigger Flag</b></p> <p>When the SS_LTRIG bit is set in slave mode, this bit can be read to indicate the received bit number is met the requirement or not.</p> <p>1 = The transaction number and the transferred bit length met the specified requirements which defined in TX_NUM and TX_BIT_LEN.</p> <p>0 = The transaction number or the transferred bit length of one transaction doesn't meet the specified requirements.</p> <p>Note: This bit is READ only</p>
[4]	SS_LTRIG	<p><b>Slave Select Level Trigger (Slave only)</b></p> <p>1 = The slave select signal will be level-trigger. It depends on SS_LVL to decide the signal is active low or active high.</p> <p>0 = The input slave select signal is edge-trigger. This is the default value. It depends on SS_LVL to decide the signal is active at falling-edge or rising-edge</p>
[3]	AUTOSS	<p><b>Automatic Slave Select (Master only)</b></p> <p>1 = If this bit is set, SPISSx0/1 signals will be generated automatically. It means that device/slave select signal, which is set in SSR[1:0], will be asserted by the SPI controller when transmit/receive is started by setting GO_BUSY, and will be de-asserted after each transmit/receive is finished.</p> <p>0 = If this bit is cleared, slave select signals will be asserted/de-asserted by setting /clearing related bits in SSR[1:0].</p>
[2]	SS_LVL	<p><b>Slave Select Active Level</b></p> <p>It defines the active status of slave select signal (SPISSx0/1).</p>



Bits	Descriptions	
		1 = The slave select signal SPISSx0/1 is active at high-level/rising-edge. 0 = The slave select signal SPISSx0/1 is active at low-level/falling-edge.
[1]	<b>Reserved</b>	Reserved
[0]	<b>SSR</b>	<p><b>Slave Select Register (Master only)</b></p> <p>If AUTOSS bit is cleared, writing 1 to any bit location of this field sets the proper SPISSx0/1 line to an active state and writing 0 sets the line back to inactive state.</p> <p>If AUTOSS bit is set, writing 0 to any bit location of this field will keep the corresponding SPISSx0/1 line at inactive state; writing 1 to any bit location of this field will select the corresponding SPISSx0/1 line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. The active state of SPISSx0/1 is specified in SS_LVL.</p> <p>Note: SPISSx0 is also defined as slave select input in slave mode.</p>



## SPI Data Receive Register (SPI\_RX)

Register	Offset	R/W	Description	Reset Value
SPI_RX0	SPIx_BA+0x10	R	Data Receive Register 0	0x0000_0000
SPI_RX1	SPIx_BA+0x14	R	Data Receive Register 1	0x0000_0000

31	30	29	28	27	26	25	24
RX[31:24]							
23	22	21	20	19	18	17	16
RX[23:16]							
15	14	13	12	11	10	9	8
RX[15:8]							
7	6	5	4	3	2	1	0
RX[7:0]							

Bits	Descriptions	
[31:0]	RX	<p><b>Data Receive Register</b></p> <p>The Data Receive Registers hold the value of received data of the last executed transfer. Valid bits depend on the transmit bit length field in the SPI_CNTRL register.</p> <p>For example, if TX_BIT_LEN is set to 0x08 and TX_NUM is set to 0x0, bit RX0[7:0] holds the received data. The values of the other bits are unknown.</p> <p>Note: The Data Receive Registers are read only registers.</p>



## SPI Data Transmit Register (SPI\_TX)

Register	Offset	R/W	Description	Reset Value
SPI_TX0	SPIx_BA+0x20	W	Data Transmit Register 0	0x0000_0000
SPI_TX1	SPIx_BA+0x24	W	Data Transmit Register 1	0x0000_0000

31	30	29	28	27	26	25	24
TX[31:24]							
23	22	21	20	19	18	17	16
TX[23:16]							
15	14	13	12	11	10	9	8
TX[15:8]							
7	6	5	4	3	2	1	0
TX[7:0]							

Bits	Descriptions	
[31:0]	TX	<p><b>Data Transmit Register</b></p> <p>The Data Transmit Registers hold the data to be transmitted in the next transfer. Valid bits depend on the transmit bit length field in the CNTRL register.</p> <p>For example, if TX_BIT_LEN is set to 0x08 and the TX_NUM is set to 0x0, the bit TX0[7:0] will be transmitted in next transfer. If TX_BIT_LEN is set to 0x00 and TX_NUM is set to 0x1, the SPI controller will perform two 32-bit transmit/receive successive using the same setting. The transmission sequence is TX0[31:0] first and then TX1[31:0].</p>



## SPI Variable Clock Pattern Register (SPI\_VARCLK)

Register	Offset	R/W	Description	Reset Value
SPI_VARCLK	SPIx_BA+0x34	R/W	Variable Clock Pattern Register	0x007F_FF87

31	30	29	28	27	26	25	24
VARCLK[31:24]							
23	22	21	20	19	18	17	16
VARCLK[23:16]							
15	14	13	12	11	10	9	8
VARCLK[15:8]							
7	6	5	4	3	2	1	0
VARCLK[7:0]							

Bits	Descriptions	
[31:0]	<b>VARCLK</b>	<p><b>Variable Clock Pattern</b></p> <p>The value in this field is the frequency patterns of the SPI clock. If the bit pattern of VARCLK is '0', the output frequency of SPICLK is according the value of DIVIDER. If the bit patterns of VARCLK are '1', the output frequency of SPICLK is according the value of DIVIDER2. Refer to register SPI_DIVIDER.</p> <p>Refer to Variable Serial Clock Frequency paragraph for more detail description.</p>



## SPI Control and Status Register 2 (SPI\_CNTRL2)

Register	Offset	R/W	Description	Reset Value
SPI_CNTRL2	SPIx_BA+0x3C	R/W	The second Control and Status Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				SLV_START_INTSTS	SSTA_INTEN	SLV_ABORT	NOSLVSEL
7	6	5	4	3	2	1	0
Reserved							DIV_ONE

Bits	Descriptions	
[31:12]	Reserved	Reserved
[11]	SLV_START_INTSTS	<p><b>Slave Start Interrupt Status</b></p> <p>It is used to dedicate that the transfer has start in slave mode with no slave select.</p> <p>1 = It indicates that the transfer start in slave mode with no slave select. It is auto clear by transfer done or writing one clear.</p> <p>0 = It indicates that the slave start transfer no active.</p>
[10]	SSTA_INTEN	<p><b>Slave Start Interrupt Enable</b></p> <p>It is used to enable interrupt when the transfer has start in slave mode with no slave select. If there is no transfer done interrupt over the time period which is defined by user after the transfer start, the user can set the SLV_ABORT bit to force the transfer done.</p> <p>1 = Enable the transaction start interrupt. It is clear by the current transfer done or the SLV_START_INTSTS bit be clear (write one clear).</p> <p>0 = Disable the transfer start interrupt.</p>
[9]	SLV_ABORT	<p><b>Abort in Slave Mode with No Slave Select</b></p> <p>In normal operation, there is interrupt event when the received data meet the required bits which define in TX_BIT_LEN and TX_NUM.</p> <p>If the received bits are less than the requirement and there is no more serial clock input over the one transfer time in slave mode with no slave select, the user can set this bit to force the current transfer done and then the user can</p>



Bits	Descriptions	
		<p>get a transfer done interrupt event.</p> <p>Note: It is auto clear to 0 by hardware when the abort event is active.</p>
[8]	<b>NOSLVSEL</b>	<p><b>No Slave Select in Slave Mode</b></p> <p>This is used to ignore the slave select signal in slave mode. The SPI controller can work on 3 wire interface including SPICLK, SPI_MISO, and SPI_MOSI when it is set as a slave device.</p> <p>0 = The controller is 4-wire bi-direction interface.</p> <p>1 = The controller is 3-wire bi-direction interface in slave mode. When this bit is set as 1, the controller start to transmit/receive data after the GO_BUSY bit active and the serial clock input.</p> <p>Note: In no slave select signal mode, the SS_LTRIG, SPI_SSR[4], shall be set as 1.</p>
[7:1]	<b>Reserved</b>	Reserved
[0]	<b>DIV_ONE</b>	<p><b>SPI clock divider control</b></p> <p>0 = The SPI clock rate is determined by the setting of SPI_DIVIDER register.</p> <p>1 = Enable the DIV_ONE feature. The SPI clock rate equals the system clock rate.</p> <p>Note:</p> <ol style="list-style-type: none"> <li>When this bit is set to 1, both the REORDER field and the VARCLK_EN field must be configured as 0. In other words, the byte-reorder function, byte suspend function and variable clock function must be disable.</li> <li>When this bit is set to 1, the TX_BIT_LEN can't be set as 1.</li> </ol>



## 6.8 Timer Controller

### 6.8.1 Overview

NuMicro M051™ series timer controller includes four 32-bit timers, which allows user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on. The timer can generate an interrupt signal upon timeout, or provide the current counting value during operation.

### 6.8.2 Features:

- 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes
- Time out period = (Period of timer clock input) \* (8-bit pre-scale counter + 1) \* (24-bit TCMP)
- Maximum counting cycle time =  $(1 / T \text{ MHz}) * (2^8) * (2^{24})$ , T is the period of timer clock
- 24-bit timer value is readable through TDR (Timer Data Register)
- Support event counting function to count the event from external pin
- Support input capture function to capture or reset counter value

## 6.8.3 Block Diagram

Each channel is equipped with an 8-bit pre-scale counter, a 24-bit up-timer, a 24-bit compare register and an interrupt request signal. Refer to Figure 6.8-1 for the timer controller block diagram. There are four options of clock sources for each channel. Figure 6.8-2 illustrates the clock source control function. Software can program the 8-bit pre-scale counter to decide the clock period to 24-bit up timer.




Figure 6.8.3-1 Timer Controller Block Diagram




Figure 6.8.3-2 Clock Source of Timer Controller

## 6.8.4 Function Description

Timer controller provides one-shot, period, toggle and continuous counting operation modes. It also provides the event counting function to count the event from external pin and input capture function to capture or reset timer counter value. Each operating function mode is shown as following:

### 6.8.4.1 Normal timer function

#### One –Shot mode

If timer is operated at one-shot mode and CEN (TCSR[30] timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (TCSR[29] interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. If IE (TCSR[29] interrupt enable bit) is set to 0, no interrupt signal is generated. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN (timer enable bit) is cleared to 0 by timer controller. Timer counting operation stops, once the timer counter value reaches timer compare register (TCMPR) value. That is to say, timer operates timer counting and compares with TCMPR value function only one time after programming the timer compare register (TCMPR) value and CEN (timer enable bit) is set to 1. So, this operating mode is called One-Shot mode.

#### Periodic mode

If timer is operated at period mode and CEN (TCSR[30] timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (TCSR[29] interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. If IE (TCSR[29] interrupt enable bit) is set to 0, no interrupt signal is generated. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN is kept at 1 (counting enable continuously). The timer counter operates up counting again. If the interrupt flag is cleared by software, once the timer counter value reaches timer compare register (TCMPR) value and IE (interrupt enable bit) is set to 1'b1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU again. That is to say, timer operates timer counting and compares with TCMPR value function periodically. The timer counting operation doesn't stop until the CEN is set to 0. The interrupt signal is also generated periodically. So, this operating mode is called Periodic mode.

#### Toggle mode

If timer is operated at toggle mode and CEN (TCSR[30] timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (TCSR[29] interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. The associated toggle output (tout) signal is set to 1. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN is kept at 1 (counting enable continuously). The timer counter operates up counting again. If the interrupt flag is cleared by software, once the timer counter value reaches timer compare register (TCMPR) value and IE (interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is



generated and sent to NVIC to inform CPU again. The associated toggle output (tout) signal is set to 0. The timer counting operation doesn't stop until the CEN is set to 0. Thus, the toggle output (tout) signal is changing back and forth with 50% duty cycle. So, this operating mode is called Toggle mode.

## **Continuous Counting Mode**

If the timer is operated at continuous counting mode and CEN (TCSR[30] timer enable bit) is set to 1, the associated interrupt signal is generated depending on TDR = TCMPR if IE (TCSR[29] interrupt enable bit) is enabled. User can change different TCMPR value immediately without disabling timer counting and restarting timer counting. For example, TCMPR is set as 80, first. (The TCMPR should be less than  $2^{24}$  and be greater than 1). The timer generates the interrupt if IE is enabled and TIF (timer interrupt flag) will set to 1 then the interrupt signal is generated and sent to NVIC to inform CPU when TDR value is equal to 80. But the CEN is kept at 1 (counting enable continuously) and TDR value will not goes back to 0, it continues to count 81, 82, 83, ... to  $2^{24} - 1$ , 0, 1, 2, 3, ... to  $2^{24} - 1$  again and again. Next, if user programs TCMPR as 200 and the TIF is cleared to 0, then timer interrupt occurred and TIF is set to 1, then the interrupt signal is generated and sent to NVIC to inform CPU again when TDR value reaches to 200. At last, user programs TCMPR as 500 and clears TIF to 0 again, then timer interrupt occurred and TIF sets to 1 then the interrupt signal is generated and sent to NVIC to inform CPU when TDR value reaches to 500. From application view, the interrupt is generated depending on TCMPR. In this mode, the timer counting is continuous. So, this operation mode is called as continuous counting mode.




Figure 6.8.4-1 Continuous Counting Mode

### 6.8.4.2 Event Counting Function

It also provides an application which can count the event from T0~T3 pins. It is called as event counting function. In event counting function, the clock source of timer controller, TMRx\_CLK, in Figure 6.8.3-2 should be set as HCLK. It provides T0~T3 enabled or disabled de-bounce function by TEXCONx[7] and T0~T3 falling or rising phase counting setting by TEXCONx[0]. And, the event count source operating frequency should be less than 1/3 HCLK frequency if disable counting de-bounce or less than 1/8 HCLK frequency if enable counting de-bounce. Otherwise, the returned TDR value is incorrect.

### 6.8.4.3 External capture/reset Function

It also provides input capture function to capture or reset timer counter value. If TEXEN (Timer External Pin Enable) is set to 1 and RSTCAPSEL is set to 0, the timer counter value (TDR) will be captured into TCAP register when TEX (Timer External Pin) pin trigger condition occurred. There are four TEX sources from specified pins, T0EX~T3EX pins. If TEXEN is set to 1 and RSTCAPSEL is set to 1, the TDR will be reset to 0 when TEX pin trigger condition happened. The TEX trigger edge can choose by TEX\_EDGE. When TEX trigger occurred, TEXIF (Timer External Interrupt Flag) is set to 1, and if enabled TEXIEN (Timer External Interrupt Enable Bit) to 1, the interrupt signal is generated then sent to NVIC to inform CPU. It also provides T0EX~T3EX enabled or disabled capture de-bounce function by TEXCONx[6]. And, the TEX source operating frequency should be less than 1/3 HCLK frequency if disable TEX de-bounce or less than 1/8 HCLK frequency if enable TEX de-bounce.



## 6.8.5 Timer Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
TMR_BA01 = 0x4001_0000				
TMR_BA23 = 0x4011_0000				
TCSR0	TMR_BA01+0x00	R/W	Timer0 Control and Status Register	0x0000_0005
TCMPR0	TMR_BA01+0x04	R/W	Timer0 Compare Register	0x0000_0000
TISR0	TMR_BA01+0x08	R/W	Timer0 Interrupt Status Register	0x0000_0000
TDR0	TMR_BA01+0x0C	R	Timer0 Data Register	0x0000_0000
TCAP0	TMR_BA01+0x10	R	Timer0 Capture Data Register	0x0000_0000
TEXCON0	TMR_BA01+0x14	R/W	Timer0 external Control Register	0x0000_0000
TEXISR0	TMR_BA01+0x18	R/W	Timer0 external Interrupt Status Register	0x0000_0000
TCSR1	TMR_BA01+0x20	R/W	Timer1 Control and Status Register	0x0000_0005
TCMPR1	TMR_BA01+0x24	R/W	Timer1 Compare Register	0x0000_0000
TISR1	TMR_BA01+0x28	R/W	Timer1 Interrupt Status Register	0x0000_0000
TDR1	TMR_BA01+0x2C	R	Timer1 Data Register	0x0000_0000
TCAP1	TMR_BA01+0x30	R	Timer1 Capture Data Register	0x0000_0000
TEXCON1	TMR_BA01+0x34	R/W	Timer1 external Control Register	0x0000_0000
TEXISR1	TMR_BA01+0x38	R/W	Timer1 external Interrupt Status Register	0x0000_0000
TCSR2	TMR_BA23+0x00	R/W	Timer2 Control and Status Register	0x0000_0005
TCMPR2	TMR_BA23+0x04	R/W	Timer2 Compare Register	0x0000_0000
TISR2	TMR_BA23+0x08	R/W	Timer2 Interrupt Status Register	0x0000_0000
TDR2	TMR_BA23+0x0C	R	Timer2 Data Register	0x0000_0000
TCAP2	TMR_BA23+0x10	R	Timer2 Capture Data Register	0x0000_0000
TEXCON2	TMR_BA23+0x14	R/W	Timer2 external Control Register	0x0000_0000
TEXISR2	TMR_BA23+0x18	R/W	Timer2 external Interrupt Status Register	0x0000_0000
TCSR3	TMR_BA23+0x20	R/W	Timer3 Control and Status Register	0x0000_0005
TCMPR3	TMR_BA23+0x24	R/W	Timer3 Compare Register	0x0000_0000

# NuMicro M051™ BN Series Technical Reference Manual



Register	Offset	R/W	Description	Reset Value
TISR3	TMR_BA23+0x28	R/W	Timer3 Interrupt Status Register	0x0000_0000
TDR3	TMR_BA23+0x2C	R	Timer3 Data Register	0x0000_0000
TCAP3	TMR_BA23+0x30	R	Timer3 Capture Data Register	0x0000_0000
TEXCON3	TMR_BA23+0x34	R/W	Timer3 external Control Register	0x0000_0000
TEXISR3	TMR_BA23+0x38	R/W	Timer3 external Interrupt Status Register	0x0000_0000





## Timer Control Register (TCSR)

Register	Offset	R/W	Description	Reset Value
TCSR0	TMR_BA01+0x00	R/W	Timer0 Control and Status Register	0x0000_0005
TCSR1	TMR_BA01+0x20	R/W	Timer1 Control and Status Register	0x0000_0005
TCSR2	TMR_BA23+0x00	R/W	Timer2 Control and Status Register	0x0000_0005
TCSR3	TMR_BA23+0x20	R/W	Timer3 Control and Status Register	0x0000_0005

31	30	29	28	27	26	25	24
DBGACK_TMR	CEN	IE	MODE[1:0]		CRST	CACT	CTB
23	22	21	20	19	18	17	16
Reserved							TDR_EN
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
PRESCALE[7:0]							

Bits	Descriptions
[31]	<p><b>DBGACK_TMR</b></p> <p><b>ICE debug mode acknowledge Disable (write-protected)</b></p> <p>0 = ICE debug mode acknowledgement effects TIMER counting.                      TIMER counter will be held while ICE debug mode acknowledged.                      1 = ICE debug mode acknowledgement disabled.                      TIMER counter will keep going no matter ICE debug mode acknowledged or not.</p>
[30]	<p><b>CEN</b></p> <p><b>Timer Enable Bit</b></p> <p>0 = Stops/Suspends counting                      1 = Starts counting</p> <p><b>Note1:</b> In stop status, and then set CEN to 1 will enables the 24-bit timer keeps up counting from the last stop counting value.  <b>Note2:</b> This bit is auto-cleared by hardware in one-shot mode (MODE [28:27] =00) when the associated timer interrupt is generated (IE [29] =1).</p>
[29]	<p><b>IE</b></p> <p><b>Interrupt Enable Bit</b></p> <p>0 = Disable timer Interrupt                      1 = Enable timer Interrupt</p> <p>If timer interrupt is enabled, the timer asserts its interrupt signal when the associated timer is equal to TCMR.</p>



Bits	Descriptions											
[28:27]	<b>MODE</b>	<b>Timer Operating Mode</b>										
		<table border="1"> <thead> <tr> <th>MODE</th> <th>Timer Operating Mode</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>The timer is operating at the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CEN is automatically cleared by hardware.</td> </tr> <tr> <td>01</td> <td>The timer is operating at the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).</td> </tr> <tr> <td>10</td> <td>The timer is operating at the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal (tout) is changing back and forth with 50% duty cycle.</td> </tr> <tr> <td>11</td> <td>The timer is operating at continuous counting mode. The associated interrupt signal is generated when TDR = TCMR (if IE is enabled). However, the 24-bit up-timer counts continuously. Please refer to 6.8.4.1 "Continuous Counting Mode" for detail description.</td> </tr> </tbody> </table>	MODE	Timer Operating Mode	00	The timer is operating at the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CEN is automatically cleared by hardware.	01	The timer is operating at the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).	10	The timer is operating at the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal (tout) is changing back and forth with 50% duty cycle.	11	The timer is operating at continuous counting mode. The associated interrupt signal is generated when TDR = TCMR (if IE is enabled). However, the 24-bit up-timer counts continuously. Please refer to 6.8.4.1 "Continuous Counting Mode" for detail description.
		MODE	Timer Operating Mode									
		00	The timer is operating at the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CEN is automatically cleared by hardware.									
		01	The timer is operating at the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).									
10	The timer is operating at the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal (tout) is changing back and forth with 50% duty cycle.											
11	The timer is operating at continuous counting mode. The associated interrupt signal is generated when TDR = TCMR (if IE is enabled). However, the 24-bit up-timer counts continuously. Please refer to 6.8.4.1 "Continuous Counting Mode" for detail description.											
[26]	<b>CRST</b>	<b>Timer Reset Bit</b> Set this bit will reset the 24-bit up-timer, 8-bit pre-scale counter and also force CEN to 0. 0 = No effect 1 = Reset Timer's prescale counter, internal 24-bit up-timer and CEN bit										
[25]	<b>CACT</b>	<b>Timer Active Status Bit (Read only)</b> This bit indicates the up-timer status. 0 = Timer is <b>not</b> active 1 = Timer is <b>in</b> active										
[24]	<b>CTB</b>	<b>Counter Mode Enable Bit</b> This bit is the counter mode enable bit. When Timer is used as an event counter, this bit should be set to 1 and Timer will work as an event counter. The counter detect phase can be selected as rising/falling edge of external pin by TX_PHASE field. 1 = Enable counter mode 0 = Disable counter mode										
[23:17]	<b>Reserved</b>	Reserved										
[16]	<b>TDR_EN</b>	<b>Data Load Enable</b> When TDR_EN is set, TDR (Timer Data Register) will be updated continuously with the 24-bit up-timer value as the timer is counting. 1 = Timer Data Register update enable 0 = Timer Data Register update disable										
[15:8]	<b>Reserved</b>	Reserved										
[7:0]	<b>PRESCALE</b>	<b>Pre-scale Counter</b> Clock input is divided by PRESCALE+1 before it is fed to the timer. If PRESCALE =0, then there is no scaling.										



## Timer Compare Register (TCMPR)

Register	Offset	R/W	Description	Reset Value
TCMPR0	TMR_BA01+0x04	R/W	Timer0 Compare Register	0x0000_0000
TCMPR1	TMR_BA01+0x24	R/W	Timer1 Compare Register	0x0000_0000
TCMPR2	TMR_BA23+0x04	R/W	Timer2 Compare Register	0x0000_0000
TCMPR3	TMR_BA23+0x24	R/W	Timer3 Compare Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
TCMP [23:16]							
15	14	13	12	11	10	9	8
TCMP [15:8]							
7	6	5	4	3	2	1	0
TCMP [7:0]							

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:0]	TCMP	<p><b>Timer Compared Value</b></p> <p>TCMP is a 24-bit compared register. When the internal 24-bit up-timer counts and its value is equal to TCMP value, a Timer Interrupt is requested if the timer interrupt is enabled with TCSR.IE[29]=1. The TCMP value defines the timer counting cycle time.</p> <p>Time out period = (Period of timer clock input) * (8-bit PRESCALE + 1) * (24-bit TCMP)</p> <p>Note1: Never write 0x0 or 0x1 in TCMP, or the core will run into unknown state.</p> <p>Note2: When timer is operating at continuous counting mode, the 24-bit up-timer will count continuously if software writes a new value into TCMP. If timer is operating at other modes, the 24-bit up-timer will restart counting and using newest TCMP value to be the compared value if software writes a new value into TCMP.</p>



## Timer Interrupt Status Register (TISR)

Register	Offset	R/W	Description	Reset Value
TISR0	TMR_BA01+0x08	R/W	Timer0 Interrupt Status Register	0x0000_0000
TISR1	TMR_BA01+0x28	R/W	Timer1 Interrupt Status Register	0x0000_0000
TISR2	TMR_BA23+0x08	R/W	Timer2 Interrupt Status Register	0x0000_0000
TISR3	TMR_BA23+0x28	R/W	Timer3 Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							TIF

Bits	Descriptions	
[31:1]	Reserved	Reserved
[0]	TIF	<p><b>Timer Interrupt Flag</b></p> <p>This bit indicates the interrupt status of Timer.</p> <p>TIF bit is set by hardware when the up counting value of internal 24-bit timer matches the timer compared value (TCMP). It is cleared by writing 1 to this bit.</p>



## Timer Data Register (TDR)

Register	Offset	R/W	Description	Reset Value
TDR0	TMR_BA01+0x0C	R/W	Timer0 Data Register	0x0000_0000
TDR1	TMR_BA01+0x2C	R/W	Timer1 Data Register	0x0000_0000
TDR2	TMR_BA23+0x0C	R/W	Timer2 Data Register	0x0000_0000
TDR3	TMR_BA23+0x2C	R/W	Timer3 Data Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
TDR[23:16]							
15	14	13	12	11	10	9	8
TDR[15:8]							
7	6	5	4	3	2	1	0
TDR[7:0]							

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:0]	TDR	<p><b>Timer Data Register</b></p> <p>1. CTB (TCSR[24]) = 0 : TDR is 24- bits up timer value. User can read TDR for getting current 24- bits up timer value if TCSR[24] = is set to 0</p> <p>2. CTB (TCSR[24]) = 1 : TDR is 24- bits up event counter value. User can read TDR for getting current 24- bits up event counter value if TCSR[24] is 1</p>



## Timer Capture Data Register (TCAP)

Register	Offset	R/W	Description	Reset Value
TCAP0	TMR_BA01+0x10	R/W	Timer0 Capture Data Register	0x0000_0000
TCAP1	TMR_BA01+0x30	R/W	Timer1 Capture Data Register	0x0000_0000
TCAP2	TMR_BA23+0x10	R/W	Timer2 Capture Data Register	0x0000_0000
TCAP3	TMR_BA23+0x30	R/W	Timer3 Capture Data Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
TCAP[23:16]							
15	14	13	12	11	10	9	8
TCAP[15:8]							
7	6	5	4	3	2	1	0
TCAP[7:0]							

Bits	Descriptions	
[31:24]	<b>Reserved</b>	Reserved
[23:0]	<b>TCAP</b>	<b>Timer Capture Data Register</b> When TEXEN (TEXCON[3]) is set, RSTCAPSEL (TTXCON[4]) is 0, and the transition on the TEX pins associated TEX_EDGE(TEXCON[2:1]) setting is occurred, the internal 24-bit up-timer value will be loaded into TCAP. User can read this register for the counter value.



## Timer External Control Register (TEXCON)

Register	Offset	R/W	Description	Reset Value
TEXCON0	TMR_BA01+0x14	R/W	Timer0 External Control Register	0x0000_0000
TEXCON1	TMR_BA01+0x34	R/W	Timer1 External Control Register	0x0000_0000
TEXCON2	TMR_BA23+0x14	R/W	Timer2 External Control Register	0x0000_0000
TEXCON3	TMR_BA23+0x34	R/W	Timer3 External Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TCDB	TEXDB	TEXIEN	RSTCAPSEL	TEXEN	TEX_EDGE		TX_PHASE

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7]	TCDB	<p><b>Timer Counter pin De-bounce enable bit</b></p> <p>1 = Enable De-bounce 0 = Disable De-bounce</p> <p>If this bit is enabled, the edge of T0~T3 pin is detected with de-bounce circuit.</p>
[6]	TEXDB	<p><b>Timer External Capture pin De-bounce enable bit</b></p> <p>1 = Enable De-bounce 0 = Disable De-bounce</p> <p>If this bit is enabled, the edge of T0EX~T3EX pin is detected with de-bounce circuit.</p>
[5]	TEXIEN	<p><b>Timer External interrupt Enable Bit</b></p> <p>1 = Enable timer External Interrupt 0 = Disable timer External Interrupt</p> <p>If timer external interrupt is enabled, the timer asserts its external interrupt signal and sent to NVIC to inform CPU when the transition on the TEX pins associated with TEX_EDGE(TEXCON[2:1]) setting is happened.</p> <p>For example, while TEXIEN = 1, TEXEN = 1, and TEX_EDGE = 00, a 1 to 0 transition on the TEX pin will cause the TEXIF(TEXISR[0]) interrupt flag to be set then the interrupt signal is generated and sent to NVIC to inform CPU.</p>



Bits	Descriptions	
[4]	<b>RSTCAPSEL</b>	<b>Timer External Reset Counter / Capture mode select</b> 1 = TEX transition is using as the timer counter reset function. 0 = TEX transition is using as the timer capture function.
[3]	<b>TEXEN</b>	<b>Timer External Pin Enable.</b> This bit enables the reset/capture function on the TEX pin. 1 = The transition detected on the TEX pin will result in capture or reset of timer counter. 0 = The TEX pin will be ignored.
[2:1]	<b>TEX_EDGE</b>	<b>Timer External Pin Edge Detect</b> 00 = a 1 to 0 transition on TEX will be detected. 01 = a 0 to 1 transition on TEX will be detected. 10 = either 1 to 0 or 0 to 1 transition on TEX will be detected. 11 = Reserved.
[0]	<b>TX_PHASE</b>	<b>Timer External Count Phase</b> This bit indicates the external count pin phase. 1 = A rising edge of external count pin will be counted. 0 = A falling edge of external count pin will be counted.





## Timer External Interrupt Status Register (TEXISR)

Register	Offset	R/W	Description	Reset Value
TEXISR0	TMR_BA01+0x18	R/W	Timer0 External Interrupt Status Register	0x0000_0000
TEXISR1	TMR_BA01+0x38	R/W	Timer1 External Interrupt Status Register	0x0000_0000
TEXISR2	TMR_BA23+0x18	R/W	Timer2 External Interrupt Status Register	0x0000_0000
TEXISR3	TMR_BA23+0x38	R/W	Timer3 External Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							TEXIF

Bits	Descriptions	
[31:1]	Reserved	Reserved
[0]	TEXIF	<p><b>Timer External Interrupt Flag</b></p> <p>This bit indicates the external interrupt status of Timer.</p> <p>This bit is set by hardware when TEXEN (TEXCON[3]) is to 1, and the transition on the TEX pins associated TEX_EDGE(TEXCON[2:1]) setting is occurred. It is cleared by writing 1 to this bit.</p> <p>For example, while TEXEN = 1, and TEX_EDGE = 00, a 1 to 0 transition on the TEX pin will cause the TEXIF to be set.</p>

## 6.9 Watchdog Timer (WDT)

### 6.9.1 Overview

The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports another function to wakeup chip from power down mode. The watchdog timer includes an 18-bit free running counter with programmable time-out intervals. Table 6.9-1 show the watchdog timeout interval selection and Figure 6.9-1 shows the timing of watchdog interrupt signal and reset signal.

Setting WTE (WDTCR [7]) enables the watchdog timer and the WDT counter starts counting up. When the counter reaches the selected time-out interval, Watchdog timer interrupt flag WTIF will be set immediately to request a WDT interrupt if the watchdog timer interrupt enable bit WTIE is set, in the meanwhile, a specified delay time ( $1024 * T_{WDT}$ ) follows the time-out event. User must set WTR (WDTCR [0]) (Watchdog timer reset) high to reset the 18-bit WDT counter to avoid chip from Watchdog timer reset before the delay time expires. WTR bit is cleared automatically by hardware after WDT counter is reset. There are eight time-out intervals with specific delay time which are selected by Watchdog timer interval select bits WTIS (WDTCR [10:8]). If the WDT counter has not been cleared after the specific delay time expires, the watchdog timer will set Watchdog Timer Reset Flag (WTRF) high and reset chip. This reset will last 63 WDT clocks ( $T_{RST}$ ) then chip restarts executing program from reset vector (0x0000 0000). WTRF will not be cleared by Watchdog reset. User may poll WTRF by software to recognize the reset source. WDT also provides wakeup function. When chip is powered down and the Watchdog Timer Wake-up Function Enable bit (WDTR[4]) is set, if the WDT counter reaches the specific time interval defined by WTIS (WDTCR [10:8]), the chip is waken up from power down state. First example, if WTIS is set as 000, the specific time interval for chip to wake up from power down state is  $2^4 * T_{WDT}$ . When power down command is set by software, then, chip enters power down state. After  $2^4 * T_{WDT}$  time is elapsed, chip is waken up from power down state. Second example, if WTIS (WDTCR [10:8]) is set as 111, the specific time interval for chip to wake up from power down state is  $2^{18} * T_{WDT}$ . If power down command is set by software, then, chip enters power down state. After  $2^{18} * T_{WDT}$  time is elapsed, chip is waken up from power down state. Notice if WTRE (WDTCR [1]) is set to 1, after chip is waken up, software should chip the Watchdog Timer counter by setting WTR(WDTCR [0]) to 1 as soon as possible. Otherwise, if the Watchdog Timer counter is not cleared by setting WTR (WDTCR [0]) to 1 before time starting from waking up to software clearing Watchdog Timer counter is over  $1024 * T_{WDT}$ , the chip is reset by Watchdog Timer.

WTIS	Timeout Interval Selection $T_{TIS}$	Interrupt Period $T_{INT}$	WTR Timeout Interval (WDT_CLK=10 kHz) MIN. $T_{WTR}$ ~ MAX. $T_{WTR}$
000	$2^4 * T_{WDT}$	$1024 * T_{WDT}$	1.6 ms ~ 104 ms
001	$2^6 * T_{WDT}$	$1024 * T_{WDT}$	6.4 ms ~ 108.8 ms
010	$2^8 * T_{WDT}$	$1024 * T_{WDT}$	25.6 ms ~ 128 ms
011	$2^{10} * T_{WDT}$	$1024 * T_{WDT}$	102.4 ms ~ 204.8 ms
100	$2^{12} * T_{WDT}$	$1024 * T_{WDT}$	409.6 ms ~ 512 ms
101	$2^{14} * T_{WDT}$	$1024 * T_{WDT}$	1.6384 s ~ 1.7408 s
110	$2^{16} * T_{WDT}$	$1024 * T_{WDT}$	6.5536 s ~ 6.656 s

WTIS	Timeout Interval Selection $T_{TIS}$	Interrupt Period $T_{INT}$	WTR Timeout Interval (WDT_CLK=10 kHz) MIN. $T_{WTR}$ ~ MAX. $T_{WTR}$
111	$2^{18} * T_{WDT}$	$1024 * T_{WDT}$	26.2144 s ~ 26.3168 s

Table 6.9-1 Watchdog Timeout Interval Selection




Figure 6.9.1-1 Timing of Interrupt and Reset Signal

## 6.9.2 Features

- 18-bit free running counter to avoid chip from Watchdog timer reset before the delay time expires.
- Selectable time-out interval ( $2^4 \sim 2^{18}$ ) and the time out interval is 104 ms ~ 26.3168 s (if WDT\_CLK = 10 kHz).
- Reset period =  $(1 / 10 \text{ kHz}) * 63$ , if WDT\_CLK = 10 kHz.

## 6.9.3 WDT Block Diagram

The Watchdog Timer clock control and block diagram is shown in the Figure 6.9.3-1.




Figure 6.9.3-1 Watchdog Timer Clock Control




Figure 6.9.3-2 Watchdog Timer Block Diagram



## 6.9.4 WDT Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
WDT_BA = 0x4000_4000				
WTCR	WDT_BA+0x00	R/W	Watchdog Timer Control Register	0x0000_0700

### Watchdog Timer Control Register (WTCR)

Register	Offset	R/W	Description	Reset Value
WTCR	WDT_BA+0x00	R/W	Watchdog Timer Control Register	0x0000_0700

Note: All bits in this register are write-protected. To program it needs an open lock sequence, by sequentially writing "59h", "16h", and "88h" to register REGWRPROT at address GCR\_BA + 0x100

31	30	29	28	27	26	25	24
DBGACK_WDT	Reserved						
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					WTIS		
7	6	5	4	3	2	1	0
WTE	WTIE	WTWKF	WTWKE	WTIF	WTRF	WTRE	WTR

Bits	Descriptions	
[31]	DBGACK_WDT	<b>ICE debug mode acknowledge Disable (write-protected)</b> 0 = ICE debug mode acknowledgement effects Watchdog Timer counting. Watchdog Timer counter will be held while ICE debug mode acknowledged. 1 = ICE debug mode acknowledgement disabled. Watchdog Timer counter will keep going no matter ICE debug mode acknowledged or not.
[30:11]	Reserved	Reserved
[10:8]	WTIS	<b>Watchdog Timer Interval Select</b> (write protection bits) These three bits select the timeout interval for the Watchdog timer.



Bits	Descriptions				
		WTIS	Timeout Interval Selection	Interrupt Period	WTR Timeout Interval (WDT_CLK=10 kHz)
		000	$2^4 * T_{WDT}$	$1024 * T_{WDT}$	1.6 ms ~ 104 ms
		001	$2^6 * T_{WDT}$	$1024 * T_{WDT}$	6.4 ms ~ 108.8 ms
		010	$2^8 * T_{WDT}$	$1024 * T_{WDT}$	25.6 ms ~ 128 ms
		011	$2^{10} * T_{WDT}$	$1024 * T_{WDT}$	102.4 ms ~ 204.8 ms
		100	$2^{12} * T_{WDT}$	$1024 * T_{WDT}$	409.6 ms ~ 512 ms
		101	$2^{14} * T_{WDT}$	$1024 * T_{WDT}$	1.6384 s ~ 1.7408 s
		110	$2^{16} * T_{WDT}$	$1024 * T_{WDT}$	6.5536 s ~ 6.656 s
		111	$2^{18} * T_{WDT}$	$1024 * T_{WDT}$	26.2144 s ~ 26.3168 s
[7]	<b>WTE</b>	<b>Watchdog Timer Enable</b> (write protection bits) 0 = Disable the Watchdog timer (This action will reset the internal counter) 1 = Enable the Watchdog timer			
[6]	<b>WTIE</b>	<b>Watchdog Timer Interrupt Enable</b> (write protection bits) 0 = Disable the Watchdog timer interrupt 1 = Enable the Watchdog timer interrupt			
[5]	<b>WTWKF</b>	<b>Watchdog Timer Wake-up Flag</b> If Watchdog timer causes chip wakes up from power down mode, this bit will be set to high. It must be cleared by software with a write 1 to this bit. 0 = Watchdog timer does not cause chip wake-up. 1 = Chip wake-up from idle or power down mode by Watchdog timeout.			
[4]	<b>WTWKE</b>	<b>Watchdog Timer Wake-up Function Enable bit</b> (write-protection bit) 0 = Disable Watchdog timer wake-up chip function. 1 = Enable the Wake-up function that Watchdog timer timeout can wake-up chip from power down mode. Note: Chip can wake-up by WDT only if WDT clock source select RC10K			
[3]	<b>WTIF</b>	<b>Watchdog Timer Interrupt Flag</b> When watchdog timeout, the hardware will set this bit to indicate that the Watchdog timer interrupt has occurred. 0 = Watchdog timer interrupt did not occur 1 = Watchdog timer interrupt occurs Note: This bit is cleared by writing 1 to this bit.			
[2]	<b>WTRF</b>	<b>Watchdog Timer Reset Flag</b> When the Watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it manually by writing 1 to it. If WTRE is disabled, then the Watchdog timer has no effect on this bit.			



Bits	Descriptions	
		0 = Watchdog timer reset did not occur 1 = Watchdog timer reset occurs Note: Write 1 to clear this bit to zero.
[1]	<b>WTRE</b>	<b>Watchdog Timer Reset Enable</b> Setting this bit will enable the Watchdog timer reset function. 0 = Disable Watchdog timer reset function 1 = Enable Watchdog timer reset function
[0]	<b>WTR</b>	<b>Clear Watchdog Timer</b> (write-protection bit) Set this bit will clear the Watchdog timer. 0 = Writing 0 to this bit has no effect 1 = Reset the contents of the Watchdog timer Note: This bit will be auto cleared by hardware





## 6.10 UART Interface Controller (UART)

NuMicro M051™ series provides two channels of Universal Asynchronous Receiver/Transmitters (UART). UART0~1 performs Normal Speed UART, and support flow control function.

### 6.10.1 Overview

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR Function, LIN master/slave mode function and RS-485 mode functions. Each UART channel supports seven types of interrupts including transmitter FIFO empty interrupt (INT\_THRE), receiver threshold level reaching interrupt (INT\_RDA), line status interrupt (parity error or framing error or break interrupt) (INT\_RLS), receiver buffer time out interrupt (INT\_TOUT), MODEM/Wakeup status interrupt (INT\_MODEM), Buffer error interrupt (INT\_BUF\_ERR) and LIN receiver break field detected interrupt (INT\_LIN\_RX\_BREAK).

The UART0 and UART1 are built-in with a 16-byte transmitter FIFO (TX\_FIFO) and a 16-byte receiver FIFO (RX\_FIFO) that reduces the number of interrupts presented to the CPU. The CPU can read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as 3 error conditions (parity error, framing error, break interrupt) probably occur while receiving data. The UART includes a programmable baud rate generator that is capable of dividing clock input by divisors to produce the serial clock that transmitter and receiver need. The baud rate equation is  $\text{Baud Rate} = \text{UART\_CLK} / M * [\text{BRD} + 2]$ , where M and BRD are defined in Baud Rate Divider Register (UA\_BAUD). Table 6.10-1 lists the equations in the various conditions and Table 6.10-2 list the UART baud rate setting table.

Mode	DIV_X_EN	DIV_X_ONE	Divider X	BRD	M	Baud rate equation
0	0	0	B	A	16	$\text{UART\_CLK} / [16 * (A+2)]$
1	1	0	B	A	B+1	$\text{UART\_CLK} / [(B+1) * (A+2)]$ , B must $\geq 8$
2	1	1	Don't care	A	1	$\text{UART\_CLK} / (A+2)$ , A must $\geq 3$

Table 6.10-1 UART Baud Rate Equation



System clock = 22.1184MHz			
Baud rate	Mode0	Mode1	Mode2
921600	Not support	A=0,B=11	A=22
460800	A=1	A=1,B=15 A=2,B=11	A=46
230400	A=4	A=4,B=15 A=6,B=11	A=94
115200	A=10	A=10,B=15 A=14,B=11	A=190
57600	A=22	A=22,B=15 A=30,B=11	A=382
38400	A=34	A=62,B=8 A=46,B=11 A=34,B=15	A=574
19200	A=70	A=126,B=8 A=94,B=11 A=70,B=15	A=1150
9600	A=142	A=254,B=8 A=190,B=11 A=142,B=15	A=2302
4800	A=286	A=510,B=8 A=382,B=11 A=286,B=15	A=4606

Table 6.10-2 UART Baud Rate Setting Table

The UART0 and UART1 controllers support auto-flow control function that uses two low-level signals, /CTS (clear-to-send) and /RTS (request-to-send), to control the flow of data transfer between the UART and external devices (ex: Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts /RTS to external device. When the number of bytes in the RX FIFO equals the value of RTS\_TRI\_LEV (UA\_FCR [19:16]), the /RTS is de-asserted. The UART sends data out when UART controller detects /CTS is asserted from external device. If the valid asserted /CTS is not detected, the UART controller will not send data out.

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (User must set UA\_FUN\_SEL [1:0] = '10' to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with one start bit, 8 data bits, and 1 stop bit. The maximum data rate is 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR protocol is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception. This delay feature must be implemented by software.

The alternate function of UART controllers is LIN (Local Interconnect Network) function. The LIN mode is selected by setting UA\_FUN\_SEL [1:0] = '01'. In LIN mode, one start bit and 8-bit data format with 1-bit stop bit are required in accordance with the LIN standard.

Another alternate function of UART controllers is RS-485 9 bit mode function, and direction



control provided by RTS pin or can program GPIO (P0.3 for RTS0 and P0.1 for RTS1) to implement the function by software. The RS-485 mode is selected by setting the UA\_FUN\_SEL register to select RS-485 function. The RS-485 driver control is implemented by using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

## 6.10.2 Features

- Full duplex, asynchronous communications
- Separate receive / transmit 16/16 bytes entry FIFO for data payloads
- Support hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level
- Programmable receiver buffer trigger level
- Support programmable baud-rate generator for each channel individually
- Support CTS wake up function
- Support 8 bit receiver buffer time out detection function
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA\_TOR [DLY] register
- Support break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
  - Programmable number of data bit, 5, 6, 7, 8 bit character
  - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
  - Programmable stop bit, 1, 1.5, or 2 stop bit generation
- Support IrDA SIR function mode
  - Support for 3/16 bit duration for normal mode
- Support LIN function mode
  - Support LIN master/slave mode
  - Support programmable break generation function for transmitter
  - Support break detect function for receiver
- Support RS-485 function mode.
  - Support RS-485 9bit mode
  - Support hardware or software enable to program RTS pin to control RS-485 transmission direction directly

## 6.10.3 Block Diagram

The UART clock control and block diagram are shown in Figure 6.10.3-1 and Figure 6.10.3-2.




Figure 6.10.3-1 UART Clock Control Diagram




Figure 6.10.3-2 UART Block Diagram

Each block is described in detail as the following:



## **TX\_FIFO**

The transmitter is buffered with a 64/16 byte FIFO to reduce the number of interrupts presented to the CPU.

## **RX\_FIFO**

The receiver is buffered with a 64/16 byte FIFO (plus three error bits per byte) to reduce the number of interrupts presented to the CPU.

## **TX shift Register**

This block is the shifting the transmitting data out serially control block.

## **RX shift Register**

This block is the shifting the receiving data in serially control block.

## **Modem Control Register**

This register controls the interface to the MODEM or data set (or a peripheral device emulating a MODEM).

## **Baud Rate Generator**

Divide the external clock by the divisor to get the desired baud rate clock. Refer to baud rate equation.

## **IrDA Encode**

This block is IrDA encode control block.

## **IrDA Decode**

This block is IrDA decode control block.

## **Control and Status Register**

This field is register set that including the FIFO control registers (UA\_FCR), FIFO status registers (UA\_FSR), and line control register (UA\_LCR) for transmitter and receiver. The time out control register (UA\_TOR) identifies the condition of time out interrupt. This register set also includes the interrupt enable register (UA\_IER) and interrupt status register (UA\_ISR) to enable or disable the responding interrupt and to identify the occurrence of the responding interrupt. There are seven types of interrupts, transmitter FIFO empty interrupt (INT\_THRE), receiver threshold level reaching interrupt (INT\_RDA), line status interrupt (parity error or framing error or break interrupt) (INT\_RLS), time out interrupt (INT\_TOUT), MODEM/Wakeup status interrupt (INT\_MODEM), Buffer error interrupt (INT\_BUF\_ERR) and LIN receiver break field detected interrupt (INT\_LIN\_RX\_BREAK).

In addition, the block diagram of auto-flow control is demonstrated in Figure 6.10.3-3.




Figure 6.10.3-3 Auto Flow Control Block Diagram

## 6.10.4 IrDA Mode

The UART supports IrDA SIR (Serial Infrared) Transmit Encoder and Receive Decoder, and IrDA mode is selected by setting **UA\_FUN\_SEL[1:0]** to '10'.

When in IrDA mode, the UA\_BAUD [DIV\_X\_EN] register must disable.

**Baud Rate = Clock / (16 \* BRD)**, where BRD is Baud Rate Divider in UA\_BAUD register.

The following diagram demonstrates the IrDA control block diagram.




Figure 6.10.4-1 IrDA Block Diagram

### 6.10.4.1 IrDA SIR Transmit Encoder

The IrDA SIR Transmit Encoder modulate Non-Return-to Zero (NRZ) transmit bit stream output from UART. The IrDA SIR physical layer specifies use of Return-to-Zero, Inverted (RZI) modulation scheme which represent logic 0 as an infra light pulse. The modulated output pulse stream is transmitted to an external output driver and infrared Light Emitting Diode.

In normal mode, the transmitted pulse width is specified as 3/16 period of baud rate.

### 6.10.4.2 IrDA SIR Receive Decoder

The IrDA SIR Receive Decoder demodulates the return-to-zero bit stream from the input detector and outputs the NRZ serial bits stream to the UART received data input. The decoder input is normally high in the idle state. (Because of this, IRCR bit 6 should be set as 1 by default)

A start bit is detected when the decoder input is LOW.



## 6.10.4.3 IrDA SIR Operation

The IrDA SIR Encoder/decoder provides functionality which converts between UART data stream and half duplex serial SIR interface. The following diagram is IrDA encoder/decoder waveform:




Figure 6.10.4-2 IrDA TX/RX Timing Diagram

## 6.10.5 LIN (Local Interconnection Network) mode

The UART supports LIN function, and LIN mode is selected by setting **UA\_FUN\_SEL[1:0]** to '01'. In LIN mode, each byte field is initiated by a start bit with value zero (dominant), followed by 8 data bits (LSB is first) and ended by 1 stop bit with value one (recessive) in accordance with the LIN standard. The following diagram is the structure of LIN function mode:




Figure 6.10.5-1 Structure of LIN Frame

The program flow of LIN Bus Transmit transfer (TX) is shown as following

1. Setting the **UA\_FUN\_SEL[1:0]** to '01' to enable LIN Bus mode.
2. Fill **UA\_LIN\_BKFL** in **UA\_LIN\_BCNT** to choose break field length. (The break field length is **UA\_LIN\_BKFL + 2**).
3. Fill **0x55** to **UA\_THR** to request synch field transmission.
4. Request Identifier Field transmission by writing the protected identifier value in the **UA\_THR**
5. Setting the **LIN\_TX\_EN** bit in **UA\_LIN\_BCNT** register to start transmission (When break filed operation is finished, **LIN\_TX\_EN** will be cleared automatically).
6. When the **STOP** bit of the last byte **THR** has been sent to bus, hardware will set flag **TE\_FLAG** in **UA\_FSR** to 1.
7. Fill **N** bytes data and Checksum to **UA\_THR** then repeat step 5 and 6 to transmit the data.

The program flow of LIN Bus Receiver transfer (RX) is show as following

1. Setting the **UA\_FUN\_SEL[1:0]** to '01' to enable LIN Bus mode.
2. Setting the **LIN\_RX\_EN** bit in **UA\_LIN\_BCNT** register to enable LIN RX mode.
3. Waiting for the flag **LIN\_RX\_BREAK\_IF** in **UA\_ISR** to check RX received Break field or not.
4. Waiting for the flag **RDA\_IF** in **UA\_ISR** and read back the **UR\_RBR** register.

### 6.10.6 RS-485 function mode

The UART support **RS-485 9 bit mode function**. The RS-485 mode is selected by setting the UA\_FUN\_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

When in RS-485 mode, the controller can configuration of it as an RS-485 addressable slave and the RS-485 master transmitter will identify an address character by setting the parity (9<sup>th</sup> bit) to 1. For data characters, the parity is set to 0. Software can use UA\_LCR register to control the 9-th bit (When the PBE, EPE and SPE are set, the 9-th bit is transmitted 0 and when PBE and SPE are set and EPE is cleared, the 9-th bit is transmitted 1). The Controller support three operation mode that is RS-485 Normal Multidrop Operation Mode (NMM), RS-485 Auto Address Detection Operation Mode (AAD) and RS-485 Auto Direction Control Operation Mode (AUD), software can choose any operation mode by programming UA\_RS-485\_CSR register, and software can driving the transfer delay time between the last stop bit leaving the TX-FIFO and the de-assertion of by setting UA\_TOR [DLY] register.

#### RS-485 Normal Multidrop Operation Mode (NMM)

In RS-485 Normal Multidrop operation mode, in first, software must decided the data which before the address byte be detected will be stored in RX-FIFO or not. If software want to ignore any data before address byte detected, the flow is set UART\_FCR[RS485\_RX\_DIS] then enable UA\_RS-485[RS485\_NMM] and the receiver will ignore any data until an address byte is detected (bit9 =1) and the address byte data will be stored in the RX-FIFO. If software wants to receive any data before address byte detected, the flow is disable UART\_FCR [RS485\_RX\_DIS] then enable UA\_RS-485[RS485\_NMM] and the receiver will received any data. If an address byte is detected (bit9 =1), it will generator an interrupt to CPU and software can decide whether enable or disable receiver to accept the following data byte by setting UA\_RS-485\_CSR [RX\_DIS]. If the receiver is be enabled, all received byte data will be accepted and stored in the RX-FIFO, and if the receiver is disabled, all received byte data will be ignore until the next address byte be detected. If software disable receiver by setting UA\_RS-485\_CSR [RX\_DIS] register, when a next address byte be detected, the controller will clear the UA\_RS-485\_CSR [RX\_DIS] bit and the address byte data will be stored in the RX-FIFO.

#### RS-485 Auto Address Detection Operation Mode (AAD)

In RS-485 Auto Address Detection Operation Mode, the receiver will ignore any data until an address byte is detected (bit9 =1) and the address byte data match the UA\_RS-485[ADDR\_MATCH] value. The address byte data will be stored in the RX-FIFO. The all received byte data will be accepted and stored in the RX-FIFO until and address byte data not match the UA\_RS-485[ADDR\_MATCH] value.

#### RS-485 Auto Direction Mode (AUD)

Another option function of RS-485 controllers is **RS-485 auto direction control function**. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. The RTS line is connected to the RS-485 driver enable such that setting the RTS line to high (logic 1) enables the RS-485 driver. Setting the RTS line to low (logic 0) puts the driver into the tri-state condition. User can setting LEV\_RTS in UA\_MCR register to change the RTS driving level.

Program Sequence example:

1. Program FUN\_SEL in UA\_FUN\_SEL to select RS-485 function.
2. Program the RX\_DIS bit in UA\_FCR register to determine enable or disable RS-485 receiver
3. Program the RS-485\_NMM or RS-485\_AAD mode.
4. If the RS-485\_AAD mode is selected, the ADDR\_MATCH is programmed for auto address match value.
5. Determine auto direction control by programming RS-485\_AUD.




Figure 6.10.6-1 Structure of RS-485 Frame



## 6.10.7 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
UART0_BA = 0x4005_0000				
UART1_BA = 0x4015_0000				
UA_RBR	UART0_BA+0x00	R	UART0 Receive Buffer Register	Undefined
	UART1_BA+0x00	R	UART1 Receive Buffer Register	Undefined
UA_THR	UART0_BA+0x00	W	UART0 Transmit Holding Register	Undefined
	UART1_BA+0x00	W	UART1 Transmit Holding Register	Undefined
UA_IER	UART0_BA+0x04	R/W	UART0 Interrupt Enable Register	0x0000_0000
	UART1_BA+0x04	R/W	UART1 Interrupt Enable Register	0x0000_0000
UA_FCR	UART0_BA+0x08	R/W	UART0 FIFO Control Register	0x0000_0000
	UART1_BA+0x08	R/W	UART1 FIFO Control Register	0x0000_0000
UA_LCR	UART0_BA+0x0C	R/W	UART0 Line Control Register	0x0000_0000
	UART1_BA+0x0C	R/W	UART1 Line Control Register	0x0000_0000
UA_MCR	UART0_BA+0x10	R/W	UART0 Modem Control Register	0x0000_0000
	UART1_BA+0x10	R/W	UART1 Modem Control Register	0x0000_0000
UA_MSR	UART0_BA+0x14	R/W	UART0 Modem Status Register	0x0000_0000
	UART1_BA+0x14	R/W	UART1 Modem Status Register	0x0000_0000
UA_FSR	UART0_BA+0x18	R/W	UART0 FIFO Status Register	0x1040_4000
	UART1_BA+0x18	R/W	UART1 FIFO Status Register	0x1040_4000
UA_ISR	UART0_BA+0x1C	R/W	UART0 Interrupt Status Register	0x0000_0002
	UART1_BA+0x1C	R/W	UART1 Interrupt Status Register	0x0000_0002
UA_TOR	UART0_BA+0x20	R/W	UART0 Time Out Register	0x0000_0000
	UART1_BA+0x20	R/W	UART1 Time Out Register	0x0000_0000
UA_BAUD	UART0_BA+0x24	R/W	UART0 Baud Rate Divisor Register	0x0F00_0000
	UART1_BA+0x24	R/W	UART1 Baud Rate Divisor Register	0x0F00_0000
UA_IRCR	UART0_BA+0x28	R/W	UART0 IrDA Control Register	0x0000_0040

# NuMicro M051™ BN Series Technical Reference Manual



Register	Offset	R/W	Description	Reset Value
	UART1_BA+0x28	R/W	UART1 IrDA Control Register	0x0000_0040
UA_ALT_CS R	UART0_BA+0x2C	R/W	UART0 Alternate Control/Status Register	0x0000_0000
	UART1_BA+0x2C	R/W	UART1 Alternate Control/Status Register	0x0000_0000
UA_FUN_SE L	UART0_BA+0x30	R/W	UART0 Function Select Register	0x0000_0000
	UART1_BA+0x30	R/W	UART1 Function Select Register	0x0000_0000

## 6.10.8 Register Description

### Receive Buffer Register (UA\_RBR)

Register	Offset	R/W	Description	Reset Value
UA_RBR	UART0_BA+0x00	R	UART0 Receive Buffer Register	Undefined
	UART1_BA+0x00	R	UART1 Receive Buffer Register	Undefined

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
RBR							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	RBR	<b>Receive Buffer Register (Read Only)</b> By reading this register, the UART will return an 8-bit data received from RX pin (LSB first).



## Transmit Holding Register (UA\_THR)

Register	Offset	R/W	Description	Reset Value
UA_THR	UART0_BA+0x00	W	UART0 Transmit Holding Register	Undefined
	UART1_BA+0x00	W	UART1 Transmit Holding Register	Undefined

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
THR							

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	THR	Transmit Holding Register By writing to this register, the UART will send out an 8-bit data through the TX pin (LSB first).





## Interrupt Enable Register (UA\_IER)

Register	Offset	R/W	Description	Reset Value
UA_IER	UART0_BA+0x04	R/W	UART0 Interrupt Enable Register	0x0000_0000
	UART1_BA+0x04	R/W	UART1 Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		AUTO_CTS_EN	AUTO_RTS_EN	TIME_OUT_EN	Reserved		LIN_RX_BRK_IEN
7	6	5	4	3	2	1	0
Reserved	WAKE_EN	BUF_ERR_IEN	RTO_IEN	MODEM_IEN	RLS_IEN	THRE_IEN	RDA_IEN

Bits	Descriptions	
[31:14]	Reserved	Reserved
[13]	AUTO_CTS_EN	<p><b>CTS Auto Flow Control Enable</b></p> <p>1 = Enable CTS auto flow control 0 = Disable CTS auto flow control</p> <p>When CTS auto-flow is enabled, the UART will send data to external device when CTS input assert (UART will not send data to device until CTS is asserted).</p>
[12]	AUTO_RTS_EN	<p><b>RTS Auto Flow Control Enable</b></p> <p>1 = Enable RTS auto flow control 0 = Disable RTS auto flow control</p> <p>When RTS auto-flow is enabled, if the number of bytes in the RX FIFO equals the UA_FCR [RTS_TRI_LEV], the UART will de-assert RTS signal.</p>
[11]	TIME_OUT_EN	<p><b>Time Out Counter Enable</b></p> <p>1 = Enable Time-out counter 0 = Disable Time-out counter</p>
[10:9]	Reserved	Reserved
[8]	LIN_RX_BRK_IEN	<p><b>LIN RX Break Field Detected Interrupt Enable</b></p> <p>1 = Enable Lin bus RX break filed interrupt 0 = Mask off Lin bus RX break filed interrupt</p>



Bits	Descriptions	
		<b>Note:</b> This field is used for LIN function mode.
[7]	<b>Reserved</b>	Reserved
[6]	<b>WAKE_EN</b>	<b>Wake Up CPU Function Enable</b> 0 = Disable UART wake up CPU function 1 = Enable wake up function, when the system is in deep sleep mode, an external CTS change will wake up CPU from deep sleep mode.
[5]	<b>BUF_ERR_IEN</b>	<b>Buffer Error Interrupt Enable</b> 1 = Enable INT_BUF_ERR 0 = Mask off INT_BUF_ERR
[4]	<b>RTO_IEN</b>	<b>RX Time Out Interrupt Enable</b> 1 = Enable INT_TOUT 0 = Mask off INT_TOUT
[3]	<b>MODEM_IEN</b>	<b>Modem Status Interrupt Enable</b> 1 = Enable INT_MODEM 0 = Mask off INT_MODEM
[2]	<b>RLS_IEN</b>	<b>Receive Line Status Interrupt Enable</b> 1 = Enable INT_RLS 0 = Mask off INT_RLS
[1]	<b>THRE_IEN</b>	<b>Transmit Holding Register Empty Interrupt Enable</b> 1 = Enable INT_THRE 0 = Mask off INT_THRE
[0]	<b>RDA_IEN</b>	<b>Receive Data Available Interrupt Enable.</b> 1 = Enable INT_RDA 0 = Mask off INT_RDA



## FIFO Control Register (UA\_FCR)

Register	Offset	R/W	Description	Reset Value
UA_FCR	UART0_BA+0x08	R/W	UART0 FIFO Control Register	0x0000_0000
	UART1_BA+0x08	R/W	UART1 FIFO Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				RTS_TRI_LEV			
15	14	13	12	11	10	9	8
Reserved							RX_DIS
7	6	5	4	3	2	1	0
RFITL				Reserved	TFR	RFR	Reserved

Bits	Descriptions													
[31:20]	Reserved	Reserved												
[19:16]	RTS_TRI_LEV	<b>RTS Trigger Level for Auto-flow Control Use</b> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="width: 30%;">RTS_TRI_LEV</th> <th>Trigger Level (Bytes)</th> </tr> </thead> <tbody> <tr> <td>0000</td> <td>01</td> </tr> <tr> <td>0001</td> <td>04</td> </tr> <tr> <td>0010</td> <td>08</td> </tr> <tr> <td>0011</td> <td>14</td> </tr> <tr> <td>others</td> <td>Reserved</td> </tr> </tbody> </table>	RTS_TRI_LEV	Trigger Level (Bytes)	0000	01	0001	04	0010	08	0011	14	others	Reserved
		RTS_TRI_LEV	Trigger Level (Bytes)											
		0000	01											
		0001	04											
		0010	08											
		0011	14											
others	Reserved													
<b>Note:</b> This field is used for auto RTS flow control.														
[15:9]	Reserved	Reserved												
[8]	RX_DIS	<b>Receiver Disable register.</b> The receiver is disabled or not (set 1 is disable receiver) 1 = Disable Receiver 0 = Enable Receiver  <b>Note:</b> This field is used for RS-485 Normal Multi-drop mode. It should be programmed before UA_ALT_CSR [RS-485_NMM] is programmed.												
[7:4]	RFITL	<b>RX FIFO Interrupt (INT_RDA) Trigger Level</b>												



Bits	Descriptions													
		<p>When the number of bytes in the receive FIFO equals the RFITL then the RDA_IF will be set (if UA_IER [RDA_IEN] is enable, an interrupt will generated).</p> <table border="1"> <thead> <tr> <th>RFITL</th> <th>INTR_RDA Trigger Level (Bytes)</th> </tr> </thead> <tbody> <tr> <td>0000</td> <td>01</td> </tr> <tr> <td>0001</td> <td>04</td> </tr> <tr> <td>0010</td> <td>08</td> </tr> <tr> <td>0011</td> <td>14</td> </tr> <tr> <td>others</td> <td>Reserved</td> </tr> </tbody> </table>	RFITL	INTR_RDA Trigger Level (Bytes)	0000	01	0001	04	0010	08	0011	14	others	Reserved
RFITL	INTR_RDA Trigger Level (Bytes)													
0000	01													
0001	04													
0010	08													
0011	14													
others	Reserved													
[3]	<b>Reserved</b>	Reserved												
[2]	<b>TFR</b>	<p><b>TX Field Software Reset</b></p> <p>When TX_RST is set, all the byte in the transmit FIFO and TX internal state machine are cleared.</p> <p>1 = Writing 1 to this bit will reset the TX internal state machine and pointers.</p> <p>0 = Writing 0 to this bit has no effect.</p> <p><b>Note:</b> This bit will auto clear needs at least 3 UART engine clock cycles.</p>												
[1]	<b>RFR</b>	<p><b>RX Field Software Reset</b></p> <p>When RX_RST is set, all the byte in the receiver FIFO and RX internal state machine are cleared.</p> <p>1 = Writing 1 to this bit will reset the RX internal state machine and pointers.</p> <p>0 = Writing 0 to this bit has no effect.</p> <p><b>Note:</b> This bit will auto clear needs at least 3 UART engine clock cycles.</p>												
[0]	<b>Reserved</b>	Reserved												



## Line Control Register (UA\_LCR)

Register	Offset	R/W	Description	Reset Value
UA_LCR	UART0_BA+0x0C	R/W	UART0 Line Control Register	0x0000_0000
	UART1_BA+0x0C	R/W	UART1 Line Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	BCB	SPE	EPE	PBE	NSB	WLS	

Bits	Descriptions	
[31:7]	Reserved	Reserved
[6]	BCB	<b>Break Control Bit</b> When this bit is set to logic 1, the serial data output (TX) is forced to the Spacing State (logic 0). This bit acts only on TX and has no effect on the transmitter logic.
[5]	SPE	<b>Stick Parity Enable</b> 1 = When bits PBE, EPE and SPE are set, the parity bit is transmitted and checked as cleared. When PBE and SPE are set and EPE is cleared, the parity bit is transmitted and checked as set. 0 = Disable stick parity
[4]	EPE	<b>Even Parity Enable</b> 1 = Even number of logic 1's are transmitted or checked in the data word and parity bits. 0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits. This bit has effect only when bit 3 (parity bit enable) is set.
[3]	PBE	<b>Parity Bit Enable</b> 1 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data. 0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer.
[2]	NSB	<b>Number of "STOP bit"</b> 1 = One and a half "STOP bit" is generated in the transmitted data when 5-bit word length is selected;



Bits	Descriptions												
		0= One " STOP bit" is generated in the transmitted data Two "STOP bit" is generated when 6-, 7- and 8-bit word length is selected.											
[1:0]	WLS	<b>Word Length Select</b>											
		<table border="1"> <thead> <tr> <th data-bbox="597 491 760 535">WLS[1:0]</th> <th data-bbox="764 491 1084 535">Character length</th> </tr> </thead> <tbody> <tr> <td data-bbox="597 535 760 583">00</td> <td data-bbox="764 535 1084 583">5 bits</td> </tr> <tr> <td data-bbox="597 583 760 632">01</td> <td data-bbox="764 583 1084 632">6 bits</td> </tr> <tr> <td data-bbox="597 632 760 680">10</td> <td data-bbox="764 632 1084 680">7 bits</td> </tr> <tr> <td data-bbox="597 680 760 726">11</td> <td data-bbox="764 680 1084 726">8 bits</td> </tr> </tbody> </table>	WLS[1:0]	Character length	00	5 bits	01	6 bits	10	7 bits	11	8 bits	
		WLS[1:0]	Character length										
		00	5 bits										
		01	6 bits										
10	7 bits												
11	8 bits												
00	5 bits												
01	6 bits												
10	7 bits												
11	8 bits												



## MODEM Control Register (UA\_MCR)

Register	Offset	R/W	Description	Reset Value
UA_MCR	UART0_BA+0x10	R/W	UART0 Modem Control Register	0x0000_0000
	UART1_BA+0x10	R/W	UART1 Modem Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		RTS_ST	Reserved			LEV_RTS	Reserved
7	6	5	4	3	2	1	0
Reserved						RTS	Reserved

Bits	Descriptions	
[31:14]	Reserved	Reserved
[13]	RTS_ST	<b>RTS Pin State (Read Only)</b> This bit is the output pin status of RTS.
[12:10]	Reserved	Reserved



Bits	Descriptions	
[9]	<b>LEV_RTS</b>	<p><b>RTS Trigger Level</b>                      This bit can change the RTS trigger level.                      1= high level triggered                      0= low level triggered</p> <p><i>UART Mode : MCR[Lev_RTS] = 1</i></p> <p><i>UART Mode : MCR[Lev_RTS] = 0</i></p> <p><i>RS-485 Mode : MCR[Lev_RTS] = 1</i></p> <p><i>RS-485 Mode : MCR[Lev_RTS] = 0</i></p>
[8:2]	<b>Reserved</b>	Reserved
[1]	<b>RTS</b>	<p><b>RTS (Request-To-Send) Signal</b>                      0 = Drive RTS pin to logic 1 (If the <b>LEV_RTS</b> set to low level triggered).                      1 = Drive RTS pin to logic 0 (If the <b>LEV_RTS</b> set to low level triggered).                      0 = Drive RTS pin to logic 0 (If the <b>LEV_RTS</b> set to high level triggered).                      1 = Drive RTS pin to logic 1 (If the <b>LEV_RTS</b> set to high level triggered).</p>
[0]	<b>Reserved</b>	Reserved





## Modem Status Register (UA\_MSR)

Register	Offset	R/W	Description	Reset Value
UA_MSR	UART0_BA+0x14	R/W	UART0 Modem Status Register	0x0000_0000
	UART1_BA+0x14	R/W	UART1 Modem Status Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							LEV_CTS
7	6	5	4	3	2	1	0
Reserved			CTS_ST	Reserved			DCTS_F

Bits	Descriptions	
[31:9]	Reserved	Reserved
[8]	LEV_CTS	<b>CTS Trigger Level</b> This bit can change the CTS trigger level. 1= high level triggered 0= low level triggered
[7:5]	Reserved	Reserved
[4]	CTS_ST	<b>CTS Pin Status (Read Only)</b> This bit is the pin status of CTS when UART clock is enabled, and CTS multi-function port is selected.
[3:1]	Reserved	Reserved
[0]	DCTS_F	<b>Detect CTS State Change Flag (Read Only)</b> This bit is set whenever CTS input has change state, and it will generate Modem interrupt to CPU when UA_IER [MODEM_IEN] is set to 1.  Software can write 1 to clear this bit to zero

## FIFO Status Register (UA\_FSR)

Register	Offset	R/W	Description	Reset Value
UA_FSR	UART0_BA+0x18	R/W	UART0 FIFO Status Register	0x1040_4000

# NuMicro M051™ BN Series Technical Reference Manual



Register	Offset	R/W	Description	Reset Value
	UART1_BA+0x18	R/W	UART1 FIFO Status Register	0x1040_4000

31	30	29	28	27	26	25	24
Reserved			TE_FLAG	Reserved			TX_OVER_IF
23	22	21	20	19	18	17	16
TX_FULL	TX_EMPTY	TX_POINTER					
15	14	13	12	11	10	9	8
RX_FULL	RX_EMPTY	RX_POINTER					
7	6	5	4	3	2	1	0
Reserved	BIF	FEF	PEF	RS485_ADD_DETF	Reserved		RX_OVER_IF

Bits	Descriptions	
[31:29]	Reserved	Reserved
[28]	TE_FLAG	<p><b>Transmitter Empty Flag (Read Only)</b></p> <p>Bit is set by hardware when TX FIFO (UA_THR) is empty and the STOP bit of the last byte has been transmitted.</p> <p>Bit is cleared automatically when TX FIFO is not empty or the last byte transmission has not completed.</p>
[27:25]	Reserved	Reserved
[24]	TX_OVER_IF	<p><b>TX Overflow Error Interrupt Flag (Read Only)</b></p> <p>If TX FIFO (UA_THR) is full, an additional write to UA_THR will cause this bit to logic 1.</p> <p><b>Note:</b> This bit is read only, but can be cleared by writing '1' to it.</p>
[23]	TX_FULL	<p><b>Transmitter FIFO Full (Read Only)</b></p> <p>This bit indicates TX FIFO full or not.</p> <p>This bit is set when TX_POINTER is equal to 16, otherwise is cleared by hardware.</p>
[22]	TX_EMPTY	<p><b>Transmitter FIFO Empty (Read Only)</b></p> <p>This bit indicates TX FIFO empty or not.</p> <p>When the last byte of TX FIFO has been transferred to Transmitter Shift Register, hardware sets this bit high. It will be cleared when writing data into THR (TX FIFO not empty).</p>
[21:16]	TX_POINTER	<p><b>TX FIFO Pointer (Read Only)</b></p> <p>This field indicates the TX FIFO Buffer Pointer. When CPU writes one byte into UA_THR, TX_POINTER increases one. When one byte of TX FIFO is transferred to Transmitter Shift Register, TX_POINTER decreases one.</p>



Bits	Descriptions	
		When TX_POINTER is equal to 16, TX_FULL is set. At this moment, TX_POINTER is cleared immediately by hardware.
[15]	<b>RX_FULL</b>	<p><b>Receiver FIFO Full (Read Only)</b></p> <p>This bit initiates RX FIFO full or not.</p> <p>This bit is set when RX_POINTER is equal to 16, otherwise is cleared by hardware.</p>
[14]	<b>RX_EMPTY</b>	<p><b>Receiver FIFO Empty (Read Only)</b></p> <p>This bit initiate RX FIFO empty or not.</p> <p>When the last byte of RX FIFO has been read by CPU, hardware sets this bit high. It will be cleared when UART receives any new data.</p>
[13:8]	<b>RX_POINTER</b>	<p><b>RX FIFO Pointer (Read Only)</b></p> <p>This field indicates the RX FIFO Buffer Pointer. When UART receives one byte from external device, RX_POINTER increases one. When one byte of RX FIFO is read by CPU, RX_POINTER decreases one.</p> <p>When RX_POINTER is equal to 16, RX_FULL is set. At this moment, RX_POINTER is cleared immediately by hardware.</p>
[7]	<b>Reserved</b>	Reserved
[6]	<b>BIF</b>	<p><b>Break Interrupt Flag (Read Only)</b></p> <p>This bit is set to a logic 1 whenever the received data input(RX) is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU writes 1 to this bit.</p> <p><b>Note:</b> This bit is read only, but can be cleared by writing '1' to UA_FCR [RFR]</p>
[5]	<b>FEF</b>	<p><b>Framing Error Flag (Read Only)</b></p> <p>This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU writes 1 to this bit.</p> <p><b>Note:</b> This bit is read only, but can be cleared by writing '1' to UA_FCR [RFR]</p>
[4]	<b>PEF</b>	<p><b>Parity Error Flag (Read Only)</b></p> <p>This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU writes 1 to this bit.</p> <p><b>Note:</b> This bit is read only, but can be cleared by writing '1' to UA_FCR[RFR]</p>
[3]	<b>RS485_ADD_DETF</b>	<p><b>RS-485 Address Byte Detection Flag (Read Only)</b></p> <p>This bit is set to logic 1 and set UA_ALT_CSR [RS-485_ADD_EN] whenever in RS-485 mode the receiver detect any address byte received address byte character (bit9 = '1') bit", and it is reset whenever the CPU writes 1 to this bit.</p> <p><b>Note:</b> This field is used for RS-485 function mode.</p> <p><b>Note:</b> This bit is read only, but can be cleared by writing '1' to it.</p>
[2:1]	<b>Reserved</b>	Reserved
[0]	<b>RX_OVER_IF</b>	<p><b>RX Overflow Error IF (Read Only)</b></p> <p>This bit is set when RX FIFO overflow.</p> <p>If the number of bytes of received data is greater than RX_FIFO (UA_RBR) size,</p>



Bits	Descriptions
	64/16 bytes of UART0/UART1, this bit will be set. <b>Note:</b> This bit is read only, but can be cleared by writing '1' to it.



## Interrupt Status Control Register (UA\_ISR)

Register	Offset	R/W	Description	Reset Value
UA_ISR	UART0_BA+0x1C	R/W	UART0 Interrupt Status Register	0x0000_0002
	UART1_BA+0x1C	R/W	UART1 Interrupt Status Register	0x0000_0002

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		BUF_ERR_INT	TOUT_INT	MODEM_INT	RLS_INT	THRE_INT	RDA_INT
7	6	5	4	3	2	1	0
LIN_RX_BREAK_IF	Reserved	BUF_ERR_IF	TOUT_IF	MODEM_IF	RLS_IF	THRE_IF	RDA_IF

Bits	Descriptions	
[31:14]	Reserved	Reserved
[15]	LIN_RX_BREAK_INT	<p><b>LIN Bus RX Break Field Detected Interrupt Indicator (Read Only)</b></p> <p>This bit is set if LIN_RX_BRK_IEN and LIN_RX_BREAK_IF are both set to 1.</p> <p>1 = The LIN RX Break interrupt is generated</p> <p>0 = No LIN RX Break interrupt is generated</p>
[14]	Reserved	Reserved
[13]	BUF_ERR_INT	<p><b>Buffer Error Interrupt Indicator (Read Only)</b></p> <p>This bit is set if BUF_ERR_IEN and BUF_ERR_IF are both set to 1.</p> <p>1 = The buffer error interrupt is generated</p> <p>0 = No buffer error interrupt is generated</p>
[12]	TOUT_INT	<p><b>Time Out Interrupt Indicator (Read Only)</b></p> <p>This bit is set if TOUT_IEN and TOUT_IF are both set to 1.</p> <p>1 = The Tout interrupt is generated</p> <p>0 = No Tout interrupt is generated</p>
[11]	MODEM_INT	<p><b>MODEM Status Interrupt Indicator (Read Only)</b></p> <p>This bit is set if MODEM_IEN and MODEM_IF are both set to 1.</p> <p>1 = The Modem interrupt is generated</p>



Bits	Descriptions
	0 = No Modem interrupt is generated
[10]	<p><b>Receive Line Status Interrupt Indicator (Read Only).</b></p> <p>This bit is set if RLS_IEN and RLS_IF are both set to 1.</p> <p>1 = The RLS interrupt is generated</p> <p>0 = No RLS interrupt is generated</p>
[9]	<p><b>Transmit Holding Register Empty Interrupt Indicator (Read Only).</b></p> <p>This bit is set if THRE_IEN and THRE_IF are both set to 1.</p> <p>1 = The THRE interrupt is generated</p> <p>0 = No THRE interrupt is generated</p>
[8]	<p><b>Receive Data Available Interrupt Indicator (Read Only).</b></p> <p>This bit is set if RDA_IEN and RDA_IF are both set to 1.</p> <p>1 = The RDA interrupt is generated</p> <p>0 = No RDA interrupt is generated</p>
[7]	<p><b>LIN Bus RX Break Field Detected Flag (Read Only)</b></p> <p>This bit is set when RX received LIN Break Field. If UA_IER [LIN_RX_BRK_IEN] is enabled the LIN RX Break interrupt will be generated.</p> <p><b>Note:</b> This bit is read only, but can be cleared by writing '1' to it.</p>
[6]	Reserved
[5]	<p><b>Buffer Error Interrupt Flag (Read Only)</b></p> <p>This bit is set when the TX or RX FIFO overflows or Break Interrupt Flag or Parity Error Flag or Frame Error Flag (TX_OVER_IF or RX_OVER_IF or BIF or PEF or FEF ) is set. When BUF_ERR_IF is set, the transfer is not correct. If UA_IER [BUF_ERR_IEN] is enabled, the buffer error interrupt will be generated.</p>
[4]	<p><b>Time Out Interrupt Flag (Read Only)</b></p> <p>This bit is set when the RX FIFO is not empty and no activities occurred in the RX FIFO and the time out counter equal to TOIC. If UA_IER [TOUT_IEN] is enabled, the Tout interrupt will be generated.</p> <p><b>Note:</b> This bit is read only and user can read UA_RBR (RX is in active) to clear it.</p>
[3]	<p><b>MODEM Interrupt Flag (Read Only)</b></p> <p>This bit is set when the CTS pin has state change (DCTS=1). If UA_IER [MODEM_IEN] is enabled, the Modem interrupt will be generated.</p> <p><b>Note:</b> This bit is read only and reset to 0 when bit DCTS is cleared by a write 1 on DCTS.</p>
[2]	<p><b>Receive Line Interrupt Flag (Read Only).</b></p> <p>This bit is set when the RX receive data have parity error, framing error or break error (at least one of 3 bits, BIF, FEF and PEF, is set). If UA_IER [RLS_IEN] is enabled, the RLS interrupt will be generated.</p> <p><b>Note:</b> When in RS-485 function mode, this field include "receiver detect any address byte received address byte character (bit9 = '1') bit".</p> <p><b>Note:</b> This bit is read only and reset to 0 when all bits of BIF, FEF and PEF are</p>



Bits	Descriptions	
		cleared.
[1]	<b>THRE_IF</b>	<p><b>Transmit Holding Register Empty Interrupt Flag (Read Only).</b></p> <p>This bit is set when the last data of TX FIFO is transferred to Transmitter Shift Register. If UA_IER [THRE_IEN] is enabled, the THRE interrupt will be generated.</p> <p><b>Note:</b> This bit is read only and it will be cleared when writing data into THR (TX FIFO not empty).</p>
[0]	<b>RDA_IF</b>	<p><b>Receive Data Available Interrupt Flag (Read Only).</b></p> <p>When the number of bytes in the RX FIFO equals the RFITL then the RDA_IF will be set. If UA_IER [RDA_IEN] is enabled, the RDA interrupt will be generated.</p> <p><b>Note:</b> This bit is read only and it will be cleared when the number of unread bytes of RX FIFO drops below the threshold level (RFITL).</p>



UART Interrupt Source	Interrupt Enable Bit	Interrupt Indicator to Interrupt Controller	Interrupt Flag	Flag Cleared by
LIN RX Break Field Detected interrupt	LIN_RX_BRK_IEN	LIN_RX_BREAK_INT	<b>LIN_RX_BREAK_IF</b>	Write '1' to LIN_RX_BREAK_IF
Buffer Error Interrupt INT_BUF_ERR	BUF_ERR_IEN	BUF_ERR_INT	<b>BUF_ERR_IF</b> = (TX_OVER_IF or RX_OVER_IF or BIF or PEF or FEF)	<b>Writing '1' to UA_FCR [RFR]</b>
RX Timeout Interrupt INT_TOUT	RTO_IEN	TOUT_INT	<b>TOUT_IF</b>	Read UA_RBR
Modem Status Interrupt INT_MODEM	MODEM_IEN	MODEM_INT	<b>MODEM_IF</b> = (DCTSIF)	Write '1' to DCTSIF
Receive Line Status Interrupt INT_RLS	RLS_IEN	RLS_INT	<b>RLS_IF</b> = (BIF or FEF or PEF or RS-485_ADD_DET )	<b>Writing '1' to UA_FCR [RFR]</b>
Transmit Holding Register Empty Interrupt INT_THRE	THRE_IEN	THRE_INT	<b>THRE_IF</b>	Write UA_THR
Receive Data Available Interrupt INT_RDA	RDA_IEN	RDA_INT	<b>RDA_IF</b>	Read UA_RBR

Table 6.10-3 UART Interrupt Sources and Flags Table In Software Mode





## Time out Register (UA\_TOR)

Register	Offset	R/W	Description	Reset Value
UA_TOR	UART0_BA+0x20	R/W	UART0 Time Out Register	0x0000_0000
	UART1_BA+0x20	R/W	UART1 Time Out Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DLY							
7	6	5	4	3	2	1	0
TOIC							

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:8]	DLY	<p><b>TX Delay time value</b></p> <p>This field is use to programming the transfer delay time between the last stop bit and next start bit.</p> <p>The diagram shows a TX signal line. It starts with a 'Start' pulse, followed by a box labeled 'Byte (i)'. After the box, there is a 'Stop' pulse. A dashed double-headed arrow labeled 'DLY' indicates the time interval between the end of the 'Stop' pulse and the beginning of the 'Start' pulse for the next box labeled 'Byte (i+1)'.</p>
[7:0]	TOIC	<p><b>Time Out Interrupt Comparator</b></p> <p>The time out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (INT_TOUT) is generated if UA_IER [RTO_IEN]. A new incoming data word or RX FIFO empty clears INT_TOUT. In order to avoid receiver time out interrupt generation immediately during one character is being received, TOIC value should be set between 40 and 255. So, for example, if TOIC is set with 40, the time out interrupt is generated after four characters are not received when 1 stop bit and no parity check is set for UART transfer.</p>



## Baud Rate Divider Register (UA\_BAUD)

Register	Offset	R/W	Description	Reset Value
UA_BAUD	UART0_BA+0x24	R/W	UART0 Baud Rate Divisor Register	0x0F00_0000
	UART1_BA+0x24	R/W	UART1 Baud Rate Divisor Register	0x0F00_0000

31	30	29	28	27	26	25	24
Reserved		DIV_X_EN	DIV_X_ONE	DIVIDER_X			
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
BRD							
7	6	5	4	3	2	1	0
BRD							

Bits	Descriptions	
[31:30]	Reserved	Reserved
[29]	DIV_X_EN	<p><b>Divider X Enable</b></p> <p>The BRD = Baud Rate Divider, and the baud rate equation is <math>\text{Baud Rate} = \text{Clock} / [M * (\text{BRD} + 2)]</math>; The default value of M is 16.</p> <p>1 = Enable divider X (the equation of <math>M = X+1</math>, but DIVIDER_X [27:24] must <math>\geq 8</math>).</p> <p>0 = Disable divider X (the equation of <math>M = 16</math>)</p> <p>Refer to the table below for more information.</p> <p><b>Note:</b> When in IrDA mode, this bit must disable.</p>
[28]	DIV_X_ONE	<p><b>Divider X equal 1</b></p> <p>1 = Divider <math>M = 1</math> (the equation of <math>M = 1</math>, but BRD [15:0] must <math>\geq 3</math>).</p> <p>0 = Divider <math>M = X</math> (the equation of <math>M = X+1</math>, but DIVIDER_X[27:24] must <math>\geq 8</math>)</p> <p>Refer to the Table 6.10-4 below for more information.</p>
[27:24]	DIVIDER_X	<p><b>Divider X</b></p> <p>The baud rate divider <math>M = X+1</math>.</p>
[23:16]	Reserved	Reserved
[15:0]	BRD	<p><b>Baud Rate Divider</b></p> <p>The field indicated the baud rate divider</p>



Mode	DIV_X_EN	DIV_X_ONE	DIVIDER X	BRD	Baud rate equation
0	Disable	0	B	A	$UART\_CLK / [16 * (A+2)]$
1	Enable	0	B	A	$UART\_CLK / [(B+1) * (A+2)]$ , B must $\geq 8$
2	Enable	1	Don't care	A	$UART\_CLK / (A+2)$ , A must $\geq 3$

Table 6.10-4 Baud rate equation table



## IrDA Control Register (IRCR)

Register	Offset	R/W	Description	Reset Value
UA_IRCR	UART0_BA+0x28	R/W	UART0 IrDA Control Register	0x0000_0040
	UART1_BA+0x28	R/W	UART1 IrDA Control Register	0x0000_0040

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	INV_RX	INV_TX	Reserved			TX_SELECT	Reserved

Bits	Descriptions	
[31:7]	Reserved	Reserved
[6]	INV_RX	INV_RX 1= Inverse RX input signal 0= No inversion
[5]	INV_TX	INV_TX 1= Inverse TX output signal 0= No inversion
[4:2]	Reserved	Reserved
[1]	TX_SELECT	TX_SELECT 1= Enable IrDA transmitter 0= Enable IrDA receiver
[0]	Reserved	Reserved

**Note:** When in IrDA mode, the UA\_BAUD [DIV\_X\_EN] register must disable (the baud equation must be Clock / 16 \* (BRD))

## UART Alternate Control/Status Register (UA\_ALT\_CSR)

Register	Offset	R/W	Description	Reset Value
UA_ALT_CSR	UART0_BA+0x2C	R/W	UART0 Alternate Control/Status Register	0x0000_0000
	UART1_BA+0x2C	R/W	UART1 Alternate Control/Status Register	0x0000_0000

31	30	29	28	27	26	25	24
ADDR_MATCH							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
RS485_ADD_EN	Reserved				RS485_AUD	RS485_AAD	RS485_NMM
7	6	5	4	3	2	1	0
LIN_TX_EN	LIN_RX_EN	Reserved		UA_LIN_BKFL			

Bits	Descriptions	
[31:24]	<b>ADDR_MATCH</b>	<p><b>Address match value register</b></p> <p>This field contains the RS-485 address match values.</p> <p><b>Note:</b> This field is used for RS-485 auto address detection mode.</p>
[23:16]	<b>Reserved</b>	Reserved
[15]	<b>RS485_ADD_EN</b>	<p><b>RS-485 Address Detection Enable</b></p> <p>This bit is use to enable RS-485 address detection mode.</p> <p>1 = Enable address detection mode</p> <p>0 = Disable address detection mode</p> <p><b>Note:</b> This field is used for RS-485 any operation mode.</p>
[14:11]	<b>Reserved</b>	Reserved
[10]	<b>RS485_AUD</b>	<p><b>RS-485 Auto Direction Mode (AUD)</b></p> <p>1 = Enable RS-485 Auto Direction Operation Mode (AUO)</p> <p>0 = Disable RS-485 Auto Direction Operation Mode (AUO)</p> <p><b>Note:</b> It can be active with RS-485_AAD or RS-485_NMM operation mode.</p>
[9]	<b>RS485_AAD</b>	<p><b>RS-485 Auto Address Detection Operation Mode (AAD)</b></p> <p>1 = Enable RS-485 Auto Address Detection Operation Mode (AAD)</p> <p>0 = Disable RS-485 Auto Address Detection Operation Mode (AAD)</p> <p><b>Note:</b> It can't be active with RS-485_NMM operation mode.</p>



Bits	Descriptions	
[8]	RS485_NMM	<b>RS-485 Normal Multi-drop Operation Mode (NMM)</b> 1 = Enable RS-485 Normal Multi-drop Operation Mode (NMM) 0 = Disable RS-485 Normal Multi-drop Operation Mode (NMM) <b>Note:</b> It can't be active with RS-485_AAD operation mode.
[7]	LIN_TX_EN	<b>LIN TX Break Mode Enable</b> 1 = Enable LIN TX Break Mode. 0 = Disable LIN TX Break Mode. <b>Note:</b> When TX break field transfer operation finished, this bit will be cleared automatically.
[6]	LIN_RX_EN	<b>LIN RX Enable</b> 1 = Enable LIN RX mode. 0 = Disable LIN RX mode.
[5:4]	Reserved	Reserved
[3:0]	UA_LIN_BKFL	<b>UART LIN Break Field Length</b> This field indicates a 4-bit LIN TX break field count. <b>Note:</b> This break field length is UA_LIN_BKFL + 2



## UART Function Select Register (UA\_FUN\_SEL)

Register	Offset	R/W	Description	Reset Value
UA_FUN_SEL	UART0_BA+0x30	R/W	UART0 Function Select Register	0x0000_0000
	UART1_BA+0x30	R/W	UART1 Function Select Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved						FUN_SEL	

Bits	Descriptions	
[31:2]	Reserved	Reserved
[1:0]	FUN_SEL	<b>Function Select Enable</b> 00 = UART Function 01 = Enable LIN Function 10 = Enable IrDA Function 11 = Enable RS-485 Function



## 6.11 Analog-to-Digital Converter (ADC)

### 6.11.1 Overview

NuMicro M051™ series contain one 12-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converter supports four operation modes: single, burst, single-cycle scan and continuous scan mode. The A/D converters can be started by software and external STADC/P3.2 pin.

### 6.11.2 Features

- Analog input voltage range: 0~AV<sub>DD</sub> (Max to 5.0V).
- 12-bit resolution and 10-bit accuracy is guaranteed.
- Up to 8 single-end analog input channels or 4 differential analog input channels.
- Maximum ADC clock frequency is 16 MHz.
- Up to 760k SPS conversion rate.
- Four operating modes
  - Single mode: A/D conversion is performed one time on a specified channel.
  - Single-cycle scan mode: A/D conversion is performed one cycle on all specified channels with the sequence from the lowest numbered channel to the highest numbered channel.
  - Continuous scan mode: A/D converter continuously performs Single-cycle scan mode until software stops A/D conversion.
  - Burst mode: A/D conversion will sample and convert the specified single channel and sequentially store in FIFO.
- An A/D conversion can be started by
  - Software Write 1 to ADST bit
  - External pin STADC
- Conversion results are held in data registers for each channel with valid and overrun indicators.
- Conversion result can be compared with specify value and user can select whether to generate an interrupt when conversion result matches the compare register setting.
- Channel 7 supports 3 input sources: external analog voltage, internal bandgap voltage, and internal temperature sensor output.



## 6.11.3 ADC Block Diagram




Figure 6.11.3-1 ADC Controller Block Diagram

## 6.11.4 ADC Operation Procedure

The A/D converter operates by successive approximation with 12-bit resolution. The ADC has four operation modes: single, burst, single-cycle scan mode and continuous scan mode. When changing the operating mode or analog input channel enable, in order to prevent incorrect operation, software must clear ADST bit to 0 in ADCR register.

### 6.11.4.1 ADC Clock Generator

The maximum sampling rate is up to 760K. The ADC engine has three clock sources selected by 2-bit ADC\_S (CLKSEL1[3:2]), the ADC clock frequency is divided by an 8-bit pre-scalar with the formula:

*The ADC clock frequency = (ADC clock source frequency) / (ADC\_N + 1);*  
 where the 8-bit ADC\_N is located in register CLKDIV[23:16].

In generally, software can set ADC\_S and ADC\_N to get 16 MHz or slightly less.




Figure 6.11.4-1 ADC Clock Control

### 6.11.4.2 Single Mode

In single mode, A/D conversion is performed only once on the specified single channel. The operations are as follows:

1. A/D conversion will be started when the ADST bit of ADCR is set to 1 by software or external trigger input.
2. When A/D conversion is finished, the result is stored in the A/D data register corresponding to the channel.
3. The ADF bit of ADSR register will be set to 1. If the ADIE bit of ADCR register is set to 1, the ADC interrupt will be asserted.
4. The ADST bit remains 1 during A/D conversion. When A/D conversion ends, the ADST bit is

automatically cleared to 0 and the A/D converter enters idle state. Note that, after the hardware clears the ADST bit, the ADST bit must be kept at 0 at least one ADC clock period before setting it to 1 again. If not, the A/D converter may not work.

**Note:** If software enables more than one channel in single mode, the channel with the lowest number will be selected and the other enabled channels will be ignored.




Figure 6.11.4-2 Single Mode Conversion Timing Diagram

### 6.11.4.3 Burst Mode

In burst mode, A/D conversion will sample and convert the specified single channel and sequentially store in FIFO (up to 8 samples). The operations are as follows:

1. When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
2. When A/D conversion for special enabled channel is completed, the result is sequentially transferred to FIFO and can be accessed from the A/D data register 0.
3. When more than 4 samples in FIFO, the ADF bit in ADSR is set to 1. If the ADIE bit is set to 1 at this time, an ADC interrupt is requested after A/D conversion ends.
4. Steps 2 to 3 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters the idle state.

**Note:** If software enables more than one channel in burst mode, the channel with the lowest number is converted and other enabled channels will be ignored.

### 6.11.4.4 Single-Cycle Scan Mode

In single-cycle scan mode, A/D conversion will sample and convert the specified channels once in the sequence from the lowest number enabled channel to the highest number enabled channel. Operations are as follows:

1. When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
2. When A/D conversion for each enabled channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
3. When the conversions of all the enabled channels are completed, the ADF bit in ADSR is set to 1. If the ADC interrupt function is enabled, the ADC interrupt occurs.
4. After A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters idle state. If ADST is cleared to 0 before all enabled ADC channels conversion done, ADC controller will finish current conversion and the result of the lowest enabled ADC channel will become unpredictable. Note that, after the hardware clears the ADST bit to 0, the ADST bit must be kept at 0 at least one ADC clock period before setting it to 1 again. If not, the A/D converter may not work.

An example timing diagram for single-cycle scan on enabled channels (0, 2, 3 and 7) is shown in the Figure 6.11.4-3

.




Figure 6.11.4-3 Single-Cycle Scan on Enabled Channels Timing Diagram

### 6.11.4.5 Continuous Scan Mode

In continuous scan mode, A/D conversion is performed sequentially on the specified channels that are enabled by CHEN bits in the ADCHER register (maximum 8 channels for ADC). The operations are as follows:

1. When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
2. When A/D conversion for each enabled channel is completed, the result of each enabled channel is stored in the A/D data register corresponding to each enabled channel.
3. When the A/D converter completes the conversions of all enabled channels sequentially, the ADF bit (ADSR[0]) will be set to 1. If the ADC interrupt function is enabled, the ADC interrupt occurs. The conversion of the enabled channel with the lowest number will start again if software has not cleared the ADST bit.
4. As long as the ADST bit remains at 1, the step 2 ~ 3 will be repeated. When ADST is cleared to 0, the ADC controller will finish the current conversion and the result of the lowest enabled ADC channel will become unpredictable.

An example timing diagram for continuous scan on enabled channels (0, 2, 3 and 7) is shown in the Figure 6.11.4-4 .




Figure 6.11.4-4 Continuous Scan on Enabled Channels Timing Diagram

#### 6.11.4.6 External Trigger Input Sampling and A/D Conversion Time

In single-cycle scan mode, A/D conversion can be triggered by external pin request. When the ADCR.TRGEN is set to high to enable ADC external trigger function, setting the TRGS[1:0] bits to 00b is to select external trigger input from the STADC pin. Software can set TRGCOND[1:0] to select trigger condition is **falling/rising edge or low/high** level. If level trigger condition is selected, the STADC pin must be kept at defined state at least 8 PCLKs. The ADST bit will be set to 1 at the 9<sup>th</sup> PCLK and start to conversion. Conversion is continuous if external trigger input is kept at active state in level trigger mode. It is stopped only when external condition trigger condition disappears. If edge trigger condition is selected, the high and low state must be kept at least 4 PCLKs. Pulse that is shorter than this specification will be ignored.

#### 6.11.4.7 Conversion Result Monitor by Compare Mode Function

NuMicro M051™ series controller provide two sets of compare register, ADCMPR0 and ADCMPR1, and 1 to monitor maximum two specified channels conversion result from A/D conversion module, refer to Figure 6.11.4-5. Software can select which channel to be monitored by set CMPCH(ADCMPRx[5:0]) and CMPCOND bit is used to check conversion result is less than specify value or greater than (equal to) value specified in CMPD[11:0]. When the conversion of the channel specified by CMPCH is completed, the comparing action will be triggered one time automatically. When the compare result meets the setting, compare match counter will increase 1, otherwise, the compare match counter will be clear to 0. When counter value reach the setting of (CMPMATCNT+1) then CMPF bit will be set to 1, if CMPIE bit is set then an ADC\_INT interrupt

request is generated. Software can use it to monitor the external analog input pin voltage transition in scan mode without imposing a load on software. Detail logics diagram is shown in the Figure 6.11.4-5.




Figure 6.11.4-5 A/D Conversion Result Monitor Logics Diagram

### 6.11.4.8 Interrupt Sources

There are three interrupt sources of ADC interrupt. When an ADC operation mode finishes its conversion, the A/D conversion end flag, ADF, will be set to 1. The CMPF0 and CMPF1 are the compare flags of compare function. When the conversion result meets the settings of ADCMPR0/1, the corresponding flag will be set to 1. When one of the flags, ADF, CMPF0 and CMPF1, is set to 1 and the corresponding interrupt enable bit, ADIE of ADCR and CMPIE of ADCMPR0/1, is set to 1, the ADC interrupt will be asserted. Software can clear the flag to revoke the interrupt request.




Figure 6.11.4-6 A/D Controller Interrupt



## 6.11.5 ADC Controller Registers Map

R: read only, W: write only, R/W: both read and write.

Register	Offset	R/W	Description	Reset Value
<b>ADC_BA = 0x400E_0000</b>				
ADDR0	ADC_BA+0x00	R	A/D Data Register 0	0x0000_0000
ADDR1	ADC_BA+0x04	R	A/D Data Register 1	0x0000_0000
ADDR2	ADC_BA+0x08	R	A/D Data Register 2	0x0000_0000
ADDR3	ADC_BA+0x0C	R	A/D Data Register 3	0x0000_0000
ADDR4	ADC_BA+0x10	R	A/D Data Register 4	0x0000_0000
ADDR5	ADC_BA+0x14	R	A/D Data Register 5	0x0000_0000
ADDR6	ADC_BA+0x18	R	A/D Data Register 6	0x0000_0000
ADDR7	ADC_BA+0x1C	R	A/D Data Register 7	0x0000_0000
ADCR	ADC_BA+0x20	R/W	A/D Control Register	0x0000_0000
ADCHER	ADC_BA+0x24	R/W	A/D Channel Enable Register	0x0000_0000
ADCMPR0	ADC_BA+0x28	R/W	A/D Compare Register 0	0x0000_0000
ADCMPR1	ADC_BA+0x2C	R/W	A/D Compare Register 1	0x0000_0000
ADSR	ADC_BA+0x30	R/W	A/D Status Register	0x0000_0000





## 6.11.6 ADC Controller Registers Description

### A/D Data Registers (ADDR0 ~ ADDR7)

Register	Offset	R/W	Description	Reset Value
ADDR0	ADC_BA+0x00	R	A/D Data Register 0	0x0000_0000
ADDR1	ADC_BA+0x04	R	A/D Data Register 1	0x0000_0000
ADDR2	ADC_BA+0x08	R	A/D Data Register 2	0x0000_0000
ADDR3	ADC_BA+0x0c	R	A/D Data Register 3	0x0000_0000
ADDR4	ADC_BA+0x10	R	A/D Data Register 4	0x0000_0000
ADDR5	ADC_BA+0x14	R	A/D Data Register 5	0x0000_0000
ADDR6	ADC_BA+0x18	R	A/D Data Register 6	0x0000_0000
ADDR7	ADC_BA+0x1C	R	A/D Data Register 7	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						VALID	OVERRUN
15	14	13	12	11	10	9	8
Reserved				RSLT [11:8]			
7	6	5	4	3	2	1	0
RSLT [7:0]							

Bits	Descriptions	
[31:18]	Reserved	-
[17]	VALID	<p><b>Valid Flag</b></p> <p>1 = Data in RSLT[11:0] bits is valid.</p> <p>0 = Data in RSLT[11:0] bits is not valid.</p> <p>This bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read.</p> <p>This is a read only bit</p>
[16]	OVERRUN	<b>Over Run Flag (Read Only)</b>






Figure 6.11.6-2 ADC differential input conversion voltage and conversion result mapping diagram



## A/D Control Register (ADCR)

Register	Offset	R/W	Description	Reset Value
ADCR	ADC_BA+0x20	R/W	ADC Control Register	0x0000_0000

31	30	29	28	27	26	25	24
DMOF		Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				ADST	DIFFEN	Reserved	TRGEN
7	6	5	4	3	2	1	0
TRGCOND		TRGS		ADMD		ADIE	ADEN

Bits	Descriptions										
[31]	DMOF	<p><b>A/D differential input Mode Output Format</b></p> <p>1 = A/D Conversion result will be filled in RSLT at ADDR<sub>x</sub> registers with 2's complement format.</p> <p>0 = A/D Conversion result will be filled in RSLT at ADDR<sub>x</sub> registers with unsigned format.</p>									
[30:12]	Reserved	-									
[11]	ADST	<p><b>A/D Conversion Start</b></p> <p>1 = Conversion start.</p> <p>0 = Conversion stopped and A/D converter enter idle state.</p> <p>ADST bit can be set to 1 from two sources: software and external pin STADC. ADST will be cleared to 0 by hardware automatically at the ends of single mode and single-cycle scan mode. In continuous scan and burst modes, A/D conversion is continuously performed until software write 0 to this bit or chip reset.</p>									
[10]	DIFFEN	<p><b>Differential Input Mode Enable</b></p> <p>1 = differential analog input mode</p> <p>0 = single-end analog input mode</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">Differential input paired channel</th> <th colspan="2" style="text-align: center;">ADC analog input</th> </tr> </thead> <tbody> <tr> <td></td> <td style="text-align: center;"><math>V_{plus}</math></td> <td style="text-align: center;"><math>V_{minus}</math></td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">AIN0</td> <td style="text-align: center;">AIN1</td> </tr> </tbody> </table>	Differential input paired channel	ADC analog input			$V_{plus}$	$V_{minus}$	0	AIN0	AIN1
Differential input paired channel	ADC analog input										
	$V_{plus}$	$V_{minus}$									
0	AIN0	AIN1									



Bits	Descriptions		
		1	AIN2      AIN3
		2	AIN4      AIN5
		3	AIN6      AIN7
		<p><b>Differential input voltage (<math>V_{diff}</math>) = <math>V_{plus} - V_{minus}</math></b>, where <math>V_{plus}</math> is the analog input; <math>V_{minus}</math> is the inverted analog input.</p> <p><b>Note:</b> In differential input mode, only the even number of the two corresponding channels needs to be enabled in ADCHER. The conversion result will be placed to the corresponding data register of the enabled channel.</p>	
[9]	<b>Reserved</b>	-	
[8]	<b>TRGEN</b>	<p><b>External Trigger Enable</b></p> <p>Enable or disable triggering of A/D conversion by external STADC pin.</p> <p>1= Enable 0= Disable</p> <p>ADC external trigger function is only supported in single-cycle scan mode.</p>	
[7:6]	<b>TRGCOND</b>	<p><b>External Trigger Condition</b></p> <p>These two bits decide external pin STADC trigger event is level or edge. The signal must be kept at stable state at least 8 PCLKs for level trigger and 4 PCLKs at high and low state for edge trigger.</p> <p>00 = Low level 01 = High level 10 = Falling edge 11 = Rising edge</p>	
[5:4]	<b>TRGS</b>	<p><b>Hardware Trigger Source</b></p> <p>00 = A/D conversion is started by external STADC pin.</p> <p>Others = Reserved</p> <p>Software should disable TRGEN and ADST before change TRGS.</p> <p>In hardware trigger mode, the ADST bit is set by the external trigger from STADC.</p>	
[3:2]	<b>ADMD</b>	<p><b>A/D Converter Operation Mode</b></p> <p>00 = Single conversion 01 = Burst conversion 10 = Single-cycle scan 11 = Continuous scan</p> <p>When changing the operation mode, software should disable ADST bit firstly.</p> <p><b>Note:</b> In Burst Mode, the A/D result data always at Data Register 0.</p>	
[1]	<b>ADIE</b>	<p><b>A/D Interrupt Enable</b></p> <p>1 = Enable A/D interrupt function 0 = Disable A/D interrupt function</p>	



Bits	Descriptions	
		A/D conversion end interrupt request is generated if ADIE bit is set to 1.
[0]	<b>ADEN</b>	<b>A/D Converter Enable</b> 1 = Enable 0 = Disable  Before starting A/D conversion function, this bit should be set to 1. Clear it to 0 to disable A/D converter analog circuit power consumption.



## A/D Channel Enable Register (ADCHER)

Register	Offset	R/W	Description	Reset Value
ADCHER	ADC_BA+0x24	R/W	A/D Channel Enable	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						PRESEL[1:0]	
7	6	5	4	3	2	1	0
CHEN7	CHEN6	CHEN5	CHEN4	CHEN3	CHEN2	CHEN1	CHEN0

Bits	Descriptions	
[31:10]	Reserved	-
[9:8]	PRESEL[1:0]	<b>Analog Input Channel 7 select</b> 00= External Analog Input 01= Internal Bandgap voltage 10 = Internal temperature sensor 11= Reserved Note: When software select the band-gap voltage as the analog input source of ADC channel 7, ADC clock rate needs to be limited to lower than 300 KHz.
[7]	CHEN7	<b>Analog Input Channel 7 Enable</b> 1 = Enable 0 = Disable
[6]	CHEN6	<b>Analog Input Channel 6 Enable</b> 1 = Enable 0 = Disable
[5]	CHEN5	<b>Analog Input Channel 5 Enable</b> 1 = Enable 0 = Disable
[4]	CHEN4	<b>Analog Input Channel 4 Enable</b> 1 = Enable



Bits	Descriptions	
		0 = Disable
[3]	<b>CHEN3</b>	<b>Analog Input Channel 3 Enable</b> 1 = Enable 0 = Disable
[2]	<b>CHEN2</b>	<b>Analog Input Channel 2 Enable</b> 1 = Enable 0 = Disable
[1]	<b>CHEN1</b>	<b>Analog Input Channel 1 Enable</b> 1 = Enable 0 = Disable
[0]	<b>CHEN0</b>	<b>Analog Input Channel 0 Enable</b> 1 = Enable 0 = Disable





## A/D Compare Register 0/1 (ADCMR0/1)

Register	Offset	R/W	Description	Reset Value
ADCMR0	ADC_BA+0x28	R/W	A/D Compare Register 0	0x0000_0000
ADCMR1	ADC_BA+0x2C	R/W	A/D Compare Register 1	0x0000_0000

31	30	29	28	27	26	25	24
Reserved				CMPD[11:8]			
23	22	21	20	19	18	17	16
CMPD[7:0]							
15	14	13	12	11	10	9	8
Reserved				CMPMATCNT			
7	6	5	4	3	2	1	0
Reserved		CMPCH			CMPCOND	CMPIE	CMPEN

Bits	Descriptions	
[31:28]	Reserved	-
[27:16]	CMPD	<p><b>Comparison Data</b></p> <p>The 12 bits data is used to compare with conversion result of specified channel.</p> <p>When DMOF bit is set to 0, ADC comparator compares CMPD with conversion result with unsigned format. CMPD should be filled in unsigned format.</p> <p>When DMOF bit is set to 1, ADC comparator compares CMPD with conversion result with 2's complement format. CMPD should be filled in 2's complement format.</p>
[15:12]	Reserved	-
[11:8]	CMPMATCNT	<p><b>Compare Match Count</b></p> <p>When the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND[2], the internal match counter will increase 1. When the internal counter reaches the value to (CMPMATCNT + 1), the CMPFx bit will be set.</p>
[5:3]	CMPCH	<p><b>Compare Channel Selection</b></p> <p>000 = Channel 0 conversion result is selected to be compared.                      001 = Channel 1 conversion result is selected to be compared.                      010 = Channel 2 conversion result is selected to be compared.                      011 = Channel 3 conversion result is selected to be compared.                      100 = Channel 4 conversion result is selected to be compared.                      101 = Channel 5 conversion result is selected to be compared.</p>



Bits	Descriptions	
		110 = Channel 6 conversion result is selected to be compared. 111 = Channel 7 conversion result is selected to be compared.
[2]	<b>CMPCOND</b>	<b>Compare Condition</b> 1= Set the compare condition as that when a 12-bit A/D conversion result is greater or equal to the 12-bit CMPD (ADCMPRx[27:16]), the internal match counter will increase one. 0= Set the compare condition as that when a 12-bit A/D conversion result is less than the 12-bit CMPD (ADCMPRx[27:16]), the internal match counter will increase one. <b>Note:</b> When the internal counter reaches the value to (CMPMATCNT +1), the CMPFx bit will be set.
[1]	<b>CMPIE</b>	<b>Compare Interrupt Enable</b> 1 = Enable compare function interrupt. 0 = Disable compare function interrupt. If the compare function is enabled and the compare condition matches the setting of CMPCOND and CMPMATCNT, CMPFx bit will be asserted, in the meanwhile, if CMPIE is set to 1, a compare interrupt request is generated.
[0]	<b>COMPEN</b>	<b>Compare Enable</b> 1 = Enable compare function. 0 = Disable compare function. Set this bit to 1 to enable ADC controller to compare CMPD[11:0] with specified channel conversion result when converted data is loaded into ADDR register.



## A/D Status Register (ADSR)

Register	Offset	R/W	Description	Reset Value
ADSR	ADC_BA+0x30	R/W	ADC Status Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
OVERRUN							
15	14	13	12	11	10	9	8
VALID							
7	6	5	4	3	2	1	0
Reserved	CHANNEL			BUSY	CMPF1	CMPF0	ADF

Bits	Descriptions	
[31:24]	Reserved	-
[23:16]	OVERRUN	<p><b>Over Run flag (Read Only)</b></p> <p>It is a mirror to OVERRUN bit in ADDR<sub>x</sub></p> <p>When ADC in Burst Mode, and the FIFO is overrun, OVERRUN[7:0] will all set to 1.</p>
[15:8]	VALID	<p><b>Data Valid flag (Read Only)</b></p> <p>It is a mirror of VALID bit in ADDR<sub>x</sub></p> <p>When ADC in Burst Mode, and the FIFO is valid, VALID[7:0] will all set to 1.</p>
[7]	Reserved	-
[6:4]	CHANNEL	<p><b>Current Conversion Channel</b></p> <p>This field reflects current conversion channel when BUSY=1. When BUSY=0, it shows the number of the next converted channel.</p> <p>It is read only.</p>
[3]	BUSY	<p><b>BUSY/IDLE</b></p> <p>1 = A/D converter is busy at conversion.</p> <p>0 = A/D converter is in idle state.</p> <p>This bit is mirror of as ADST bit in ADCR.</p> <p>It is read only.</p>
[2]	CMPF1	<p><b>Compare Flag</b></p> <p>When the selected channel A/D conversion result meets setting condition in ADCMPR1 then this bit is set to 1. And it is cleared by writing 1 to self.</p>



Bits	Descriptions	
		1 = Conversion result in ADDR meets ADCMPR1 setting 0 = Conversion result in ADDR does not meet ADCMPR1 setting
[1]	<b>CMPF0</b>	<b>Compare Flag</b> When the selected channel A/D conversion result meets setting condition in ADCMPR0 then this bit is set to 1. And it is cleared by writing 1 to self. 1 = Conversion result in ADDR meets ADCMPR0setting 0 = Conversion result in ADDR does not meet ADCMPR0 setting
[0]	<b>ADF</b>	<b>A/D Conversion End Flag</b> A status flag that indicates the end of A/D conversion. ADF is set to 1 at these three conditions: <ol style="list-style-type: none"> <li>1. When A/D conversion ends in single mode</li> <li>2. When A/D conversion ends on all specified channels in scan mode.</li> <li>3. When more than 4 samples in FIFO in Burst mode.</li> </ol> This flag can be cleared by writing 1 to self.

## Analog Comparator (CMP)

### 6.11.7 Overview

NuMicro M051™ series contains two comparators. The comparators can be used in a number of different configurations. The comparator output is a logical one when positive input greater than negative input, otherwise the output is a zero. Each comparator can be configured to cause an interrupt when the comparator output value changes. The block diagram is shown in Figure 6.11.9-1.

### 6.11.8 Features

- Analog input voltage range: 0~5.0V
- Hysteresis function supported
- Two analog comparators with optional internal reference voltage input at negative end
- One interrupt vector for both comparators

## 6.11.9 Block Diagram




Figure 6.11.9-1 Analog Comparator Block Diagram

### 6.11.10 Functional Description

#### 6.11.10.1 Interrupt Sources

The comparator generates an output CO1 (CO2) in CMPSR register which is sampled by PCLK. If CMP0IE (CMP1IE) bit in CMP0CR (CMP1CR) is set then a state change on the comparator output CO0 (CO1) will cause comparator flag CMPF0 (CMPF1) is set and the comparator interrupt is requested. Software can write a zero to CMP0 and CMPF1 to stop interrupt request.




Figure 6.11.10-1 Comparator Controller Interrupt Sources



## 6.11.11 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
<b>CMP_BA = 0x400D_0000</b>				
<b>CMP0CR</b>	CMP_BA+0x00	R/W	Comparator0 Control Register	0x0000_0000
<b>CMP1CR</b>	CMP_BA+0x04	R/W	Comparator1 Control Register	0x0000_0000
<b>CMPSR</b>	CMP_BA+0x08	R/W	Comparator Status Register	0x0000_0000



## 6.11.12 Register Description

### CMP0 Control Register (CMP0CR)

Register	Offset	R/W	Description	Reset Value
CMP0CR	CMP_BA+0x00	R/W	Comparator0 Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			CMP0CN	Reserved	CMP0_HYSE N	CMP0IE	CMP0EN

Bits	Descriptions	
[31:5]	Reserved	Reserved
[4]	CMP0CN	<b>Comparator0 negative input select</b> 1 = The internal comparator reference voltage is selected as the negative comparator input 0 = The comparator reference pin CPN0 is selected as the negative comparator input
[3]	Reserved	Reserved
[2]	CMP0_HYSEN	<b>Comparator0 Hysteresis Enable</b> 1 = Enable CMP0 Hysteresis function at comparator 0 that the typical range is 20mV. 0 = Disable CMP0 Hysteresis function (Default).
[1]	CMP0IE	<b>Comparator0 Interrupt Enable</b> 1 = Enable CMP0 interrupt function 0 = Disable CMP0 interrupt function Interrupt is generated if CMP0IE bit is set to 1 after CMP0 conversion finished.
[0]	CMP0EN	<b>Comparator0 Enable</b> 1 = Enable 0 = Disable Comparator output need wait 10 us stable time after CMP0EN is set.



## CMP1 Control Register (CMP1CR)

Register	Offset	R/W	Description	Reset Value
CMP1CR	CMP_BA+0x04	R/W	Comparator1 Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			CN1	Reserved	CMP1_HYSE N	CMP1IE	CMP1EN

Bits	Descriptions	
[31:5]	Reserved	Reserved
[4]	CN1	<b>Comparator1 negative input select</b> 1 = The internal comparator reference voltage is selected as the negative comparator input 0 = The comparator reference pin CPN1 is selected as the negative comparator input
[3]	Reserved	Reserved
[2]	CMP1_HYSEN	<b>Comparator1 Hysteresis Enable</b> 1 = Enable comparator1 Hysteresis function; the typical range is 20mV 0 = Disable comparator1 Hysteresis function (Default)
[1]	CMP1IE	<b>Comparator1 Interrupt Enable</b> 1 = Enable comparator1 interrupt function 0 = Disable comparator1 interrupt function Interrupt is generated if CMP1IE bit is set to 1 after CMP1 conversion finished.
[0]	CMP1EN	<b>Comparator1 Enable</b> 1 = Enable Comparator1 0 = Disable Comparator1 Comparator output need wait 10 us stable time after CMP1EN is set.

## CMP Status Register (CMPSR)

Register	Offset	R/W	Description	Reset Value
CMPSR	CMP_BA+0x08	R/W	Comparator Channel Selection Enable Register	undefined

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				CO1	CO0	CMPF1	CMPF0

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	CO1	<b>Comparator1 Output</b> Synchronized to the APB clock to allow reading by software. Cleared when the comparator is disabled (CMP1EN = 0).
[2]	CO0	<b>Comparator0 Output</b> Synchronized to the APB clock to allow reading by software. Cleared when the comparator is disabled (CMP0EN = 0).
[1]	CMPF1	<b>Comparator1 Flag</b> This bit is set by hardware whenever the comparator1 output changes state. This will cause an interrupt if CMP1IE set. Write 1 to clear this bit to zero.
[0]	CMPF0	<b>Comparator0 Flag</b> This bit is set by hardware whenever the comparator0 output changes state. This will cause an interrupt if CMP0IE set. Write 1 to clear this bit to zero.

## 6.12 External Bus Interface (EBI)

### 6.12.1 Overview

NuMicro M051™ series equips an external bus interface (EBI) for external device used.

To save the connections between external device and this chip, EBI support address bus and data bus multiplex mode. And, address latch enable (ALE) signal supported differentiate the address and data cycle.

### 6.12.2 Features

External Bus Interface has the following functions:

1. External devices with max. 64K-byte size (8 bit data width)/128K-byte (16 bit data width) supported
2. Variable external bus base clock (MCLK) supported
3. 8 bit or 16 bit data width supported
4. Variable data access time (tACC), address latch enable time (tALE) and address hold time (tAHD) supported
5. Address bus and data bus multiplex mode supported to save the address pins
6. Configurable idle cycle supported for different access condition: Write command finish (W2X), Read-to-Read (R2R)

6.12.3 EBI Block Diagram




Figure 6.12.3-1 EBI Block Diagram

## 6.12.4 Operation Procedure

### 6.12.4.1 EBI Area and Address Hit

NuMicro M051™ series EBI mapping address is located at 0x6000\_0000 ~ 0x6001\_FFFF and the total memory space is 128Kbyte. When system request address hit EBI's memory space, the corresponding EBI chip select signal is assert and EBI state machine operates.

For an 8-bit device (64Kbyte), EBI mapped this 64Kbyte device to 0x6000\_0000 ~ 0x6000\_FFFF and 0x6001\_0000 ~ 0x6001\_FFFF simultaneously.

### 6.12.4.2 EBI Data Width Connection

NuMicro M051™ series EBI support device whose address bus and data bus are multiplexed. For the external device with separated address and data bus, the connection to device needs additional logic to latch the address. In this case, pin ALE is connected to the latch device such as 74HC373. Pin AD is the input of the latch device, and the output of the latch device is connected to the address of external device. For 16-bit device, the AD [15:0] shared by address and 16-bit data. For 8-bit device, only AD [7:0] shared by address and 8-bit data, AD [15:8] is dedicated for address and could be connected to 8-bit device directly.

For 8-bit data width, NuMicro M051™ system address bit [15:0] is used as the device's address [15:0]. For 16-bit data width, NuMicro M051™ system address bit [16:1] is used as the device's address [15:0] and NuMicro M051™ system address bit [0] is useless.

EBI bit width	System address (AHBADR)	EBI address (AD)
8 bit	AHBADR[15:0]	AD[15:0]
16 bit	AHBADR[16:1]	AD[15:0]




Figure 6.12.4-1 Connection of 16-bit EBI Data Width with 16-bit Device




Figure 6.12.4-2 Connection of 8-bit EBI Data Width with 8-bit Device

When system access data width is larger than EBI data width, EBI controller will finish a system access command by operating EBI access more than once. For example, if system requests a 32-bit data through EBI device, EBI controller will operate accessing four times when setting EBI data width with 8-bit.

### 6.12.4.3 EBI Operating Control

#### MCLK Control

In NuMicro M051™ series, all EBI signals will be synchronized by MCLK when EBI is operating. When NuMicro M051™ series connects to the external device with slower operating frequency, the MCLK can divide most to HCLK/32 by setting MCLKDIV of register EBICON. Therefore, NuMicro M051™ can suitable for a wide frequency range of EBI device. If MCLK is set to HCLK/1, EBI signals are synchronized by positive edge of MCLK, else by negative edge of MCLK.

#### Operation and Access Timing Control

In the start of access, chip select (nCS) asserts to low and wait one MCLK for address setup time (tASU) for address stable. Then ALE asserts to high after address is stable and keeps for a period of time (tALE) for address latch. After latch address, ALE asserts to low and wait one MCLK for latch hold time (tLHD) and another one MCLK cycle (tA2D) that is inserted behind address hold time to be the bus turn-around time for address change to data. Then nRD asserts to low when read access or nWR asserts to low when write access. Then nRD or nWR asserts to high after keeps access time (tACC) for reading output stable or writing finish. After that, EBI signals keep for data access hold time (tAHD) and chip select asserts to high, address is released by current access control.

# NuMicro M051™ BN Series Technical Reference Manual



NuMicro M051™ series provide a flexible EBI timing control for different external device. In NuMicro M051™ EBI timing control, tASU, tLHD and tA2D are fixed to 1 MCLK cycle, tAHD can modulate to 1~8 MCLK cycles by setting ExttAHD of register EXTTIME, tACC can modulate to 1~32 MCLK cycles by setting ExttACC of register EXTTIME, and tALE can modulate to 1~8 MCLK cycles by setting tALE of register EBICON.

Parameter	Value	Unit	Description
tASU	1	MCLK	Address Latch Setup Time.
tALE	1 ~ 8	MCLK	ALE High Period. Controlled by ExttALE of EBICON.
tLHD	1	MCLK	Address Latch Hold Time.
tA2D	1	MCLK	Address To Data Delay (Bus Turn-Around Time).
tACC	1 ~ 32	MCLK	Data Access Time. Controlled by ExttACC of EXTTIME.
tAHD	1 ~ 8	MCLK	Data Access Hold Time. Controlled by ExttAHD of EXTTIME.
IDLE	0 ~ 15	MCLK	Idle Cycle. Controlled by ExtIR2R and ExtIW2X of EXTTIME.






Figure 6.12.4-3 Timing Control Waveform for 16bit Data Width

Above timing waveform is an example of setting 16bit data width. In this example, AD bus is used for being address[15:0] and data[15:0]. When ALE asserts to high, AD is address output. After address is latched, ALE asserts to low and the AD bus change to high impedance to wait device output data in read access operation, or it is used for being write data output.




Figure 6.12.4-4 Timing Control Waveform for 8bit Data Width

Above timing waveform is an example of setting 8bit data width. The difference between 8bit and 16bit data width is AD[15:8]. In 8bit data width setting, AD[15:8] always be Address[15:8] output so that external latch need only 8 bit width.

### Insert Idle Cycle

When EBI accessing continuously, there may occur bus conflict if the device access time is much

slow with system operating. NuMicro M051™ supply additional idle cycle to solve this problem. During idle cycle, all control signals of EBI are inactive. The Figure 6.12.4-5 shows the idle cycle waveform.




Figure 6.12.4-5 Timing Control Waveform for Insert Idle Cycle

There are two conditions that EBI can insert idle cycle by timing control:

1. After write access
2. After read access and before next read access

By setting ExtIW2X and ExtIR2R of register EXTIME, the time of idle cycle can be specified from 0~15 MCLK.



## 6.12.5 EBI Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
EBI_CTL_BA = 0x5001_0000				
EBICON	EBI_CTL_BA+0x00	R/W	External Bus Interface General Control Register	0x0000_0000
EXTIME	EBI_CTL_BA+0x04	R/W	External Bus Interface Timing Control Register	0x0000_0000

## 6.12.6 EBI Controller Registers Description

### External Bus Interface CONTROL REGISTER (EBICON)

Register	Offset	R/W	Description	Reset Value
EBICON	EBI_CTL_BA+0x00	R/W	External Bus Interface General Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reversed				ExttALE			
15	14	13	12	11	10	9	8
Reversed				MCLKDIV			
7	6	5	4	3	2	1	0
Reversed						ExtBW16	ExtEN

Bits	Descriptions	
[31:19]	Reserved	Reserved
[18:16]	ExttALE	<b>Expand Time of ALE</b> The ALE width (tALE) to latch the address can be controlled by ExttALE. $tALE = (ExttALE+1)*MCLK$
[15:11]	Reserved	Reserved
[10:8]	MCLKDIV	<b>External Output Clock Divider</b> The frequency of EBI output clock is controlled by MCLKDIV.
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">MCLKDIV</td> <td style="width: 50%;">Output clock (MCLK)</td> </tr> </table>
MCLKDIV	Output clock (MCLK)	



Bits	Descriptions		
		000	HCLK/1
		001	HCLK/2
		010	HCLK/4
		011	HCLK/8
		100	HCLK/16
		101	HCLK/32
		Others	Reserved
[7:2]	<b>Reserved</b>	Reserved	
[1]	<b>ExtBW16</b>	<b>EBI data width 16 bit</b> This bit defines if the data bus is 8-bit or 16-bit. 0 = EBI data width is 8 bit 1 = EBI data width is 16 bit	
[0]	<b>ExtEN</b>	<b>EBI Enable</b> This bit is the functional enable bit for EBI. 0 = EBI function is disabled 1 = EBI function is enabled	

### External Bus Interface Timing CONTROL REGISTER (EXTIME)

Register	Offset	R/W	Description	Reset Value
EXTIME	EBI_CTL_BA+0x04	R/W	External Bus Interface Timing Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved				ExtIR2R			
23	22	21	20	19	18	17	16
Reversed							
15	14	13	12	11	10	9	8
ExtIW2X				Reversed	ExttAHD		
7	6	5	4	3	2	1	0
ExttACC					Reversed		



Bits	Descriptions	
[31:28]	<b>Reserved</b>	Reserved
[27:24]	<b>ExtIR2R</b>	<p><b>Idle State Cycle Between Read-Read</b></p> <p>When read action is finish and next action is going to read, idle state is inserted and nCS return to high if ExtIR2R is not zero.</p> <p>Idle state cycle = (ExtIR2R*MCLK)</p>
[23:16]	<b>Reserved</b>	Reserved
[15:12]	<b>ExtIW2X</b>	<p><b>Idle State Cycle After Write</b></p> <p>When write action is finish, idle state is inserted and nCS return to high if ExtIW2X is not zero.</p> <p>Idle state cycle = (ExtIW2X*MCLK)</p>
[11]	<b>Reserved</b>	Reserved
[10:8]	<b>ExttAHD</b>	<p><b>EBI Data Access Hold Time</b></p> <p>ExttAHD define data access hold time (tAHD).</p> <p><math>tAHD = (ExttAHD + 1) * MCLK</math></p>
[7:3]	<b>ExttACC</b>	<p><b>EBI Data Access Time</b></p> <p>ExttACC define data access time (tACC).</p> <p><math>tACC = (ExttACC + 1) * MCLK</math></p>
[2:0]	<b>Reserved</b>	Reserved

## 6.13 Flash Memory Controller (FMC)

### 6.13.1 Overview

NuMicro M051™ series equips with 64K/32K/16K/8K bytes on chip embedded Flash EEPROM for application program memory (APROM) that can be updated through ISP/IAP procedure. In System Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip power on Cortex-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, NuMicro M051™ series also provide additional 4K bytes DATA Flash for user to store some application depended data before chip power off in 64/32/16/8K bytes APROM model.

### 6.13.2 Features

- Run up to 50 MHz with zero wait state for continuous address read access
- 64/32/16/8KB application program memory (APROM)
- 4KB in system programming (ISP) loader program memory (LDROM)
- Fixed 4KB data flash with 512 bytes page erase unit
- In System Program (ISP)/In Application Program (IAP) to update on chip Flash EPROM

## 6.13.3 Block Diagram

The flash memory controller consist of AHB slave interface, ISP control logic, writer interface and flash macro interface timing control logic. The block diagram of flash memory controller is shown in the Figure 6.13.3-1.




Figure 6.13.3-1 Flash Memory Control Block Diagram





## 6.13.4 FMC Memory Organization

The NuMicro M051™ series flash memory consists of Program memory (64/32/16/8KB), data flash, ISP loader program memory, user configuration. User configuration block provides several bytes to control system logic, like flash security lock, boot select, Brown-Out voltage level..., and so on. It works like a fuse for power on setting. It is loaded from flash memory to its corresponding control registers during chip power on. User can set these bits according to application request by writer before chip is mounted on PCB. The data flash start address and its size can be defined by user depends on application. But for 64/32/16/8KB flash memory devices, its size is 4KB and start address is fixed at 0x0001\_F000.

Block Name	Size	Start Address	End Address
AP-ROM	8/16/32/64KB	0x0000_0000	0x0000_1FFF (8KB) 0x0000_3FFF (16KB) 0x0000_7FFF (32KB) 0x0000_FFFF (64KB)
Data Flash	4KB	0x0001_F000	0x0001_FFFF
LD-ROM	4KB	0x0010_0000	0x0010_0FFF
User Configuration	1 Words	0x0030_0000	0x0030_0000

Table 6.13-1 Memory Address Map

The Flash memory organization is shown as below:




Figure 6.13.4-1 Flash Memory Organization

## 6.13.5 Boot Selection

NuMicro M051™ series provides in system programming (ISP) feature to enable user to update program memory when chip is mounted on PCB. A dedicated 4KB program memory is used to store ISP firmware. Users can select to start program fetch from APROM or LDROM by (CBS) in Config0.




Figure 6.13.5-1 Boot Select (BS) for power-on action

## 6.13.6 Data Flash

NuMicro M051™ series provides data flash for user to store data. It is read/write thru ISP procedure. The erase unit is 512 bytes. When a word will be changed, all 128 words need to be copied to another page or SRAM in advance. For 8/16/32/64KB flash memory device, data flash size is 4KB and start address is fixed at 0x0001\_F000.




Figure 6.13.6-1 Flash Memory Structure

## 6.13.7 In System Program (ISP)

The program memory and data flash supports both in hardware programming and in system programming (ISP). Hardware programming mode uses gang-writers to reduce programming costs and time to market while the products enter into the mass production state. However, if the product is just under development or the end product needs firmware updating in the hand of an end user, the hardware programming mode will make repeated programming difficult and inconvenient. ISP method makes it easy and possible. NuMicro M051™ series supports ISP mode allowing a device to be reprogrammed under software control. Furthermore, the capability to update the application firmware makes wide range of applications possible.

ISP is performed without removing the microcontroller from the system. Various interfaces enable LDROM firmware to get new program code easily. The most common method to perform ISP is via UART along with the firmware in LDROM. General speaking, PC transfers the new APROM code through serial port. Then LDROM firmware receives it and re-programs into APROM through ISP commands. Nuvoton provides ISP firmware and PC application program for NuMicro M051™ series. It makes users quite easy perform ISP through Nuvoton ISP tool.

### 6.13.7.1 ISP Procedure

NuMicro M051™ series supports boot from APROM or LDROM initially defined by user configuration bit (CBS). If user wants to update application program in APROM, he can write BS=1 and starts software reset to make chip boot from LDROM. The first step to start ISP function is write ISPEN bit to 1. S/W is required to write REGWRPROT register in Global Control Register (GCR, 0x5000\_0100) with 0x59, 0x16 and 0x88 before writing ISPCON register. This procedure is used to protect flash memory from destroying owing to unintended write during power on/off duration.

Several error conditions are checked after s/w writes ISPGO bit. If error condition occurs, ISP operation is not been started and ISP fail flag will be set instead of. ISPPF flag is cleared by s/w, it will not be over written in next ISP operation. The next ISP procedure can be started even ISPPF bit keeps at 1. It is recommended that software to check ISPPF bit and clear it after each ISP operation if it is set to 1.

When ISPGO bit is set, CPU will wait for ISP operation finish, during this period; peripheral still keeps working as usual. If any interrupt request occur, CPU will not service it till ISP operation finish.




Figure 6.13.7-1 ISPGo Timing Diagram

Note that NuMicro M051™ series allows user to update CONFIG value by ISP, but for application program code security issue, software is required to erase APROM by page erase before erase CONFIG. Otherwise, erase CONFIG will not be allowed.




Figure 6.13.7-2 ISP Software Programming Flow



ISP Mode	ISPCMD			ISPADR			ISPDAT
	FOEN	FCEN	FCTRL[3:0]	A21	A20	A[19:0]	D[31:0]
Read Company ID	0	0	1011	x	x	x	Data out D[31:0] = 0x0000_00DA
Read Unique ID	0	0	0100	x	x	Address in A[19:0] 0x00000 0x00004 0x00008	Data out = D[31:0] = Unique ID
FLASH Page Erase	1	0	0010	0	A20 <sup>#1</sup>	Address in A[19:0]	x
FLASH Program	1	0	0001	0	A20 <sup>#1</sup>	Address in A[19:0]	Data in D[31:0]
FLASH Read	0	0	0000	0	A20 <sup>#1</sup>	Address in A[19:0]	Data out D[31:0]
CONFIG Page Erase	1	0	0010	1	1	Address in A[19:0]	x
CONFIG Program	1	0	0001	1	1	Address in A[19:0]	Data in D[31:0]
CONFIG Read	0	0	0000	1	1	Address in A[19:0]	Data out D[31:0]

Table 6.13-2 ISP Mode

**Note1:** A20=0 for APROM and DATA, A20=1, for LDROM



## 6.13.8 FMC Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
<b>FMC_BA = 0x5000_C000</b>				
ISPCON	FMC_BA+0x000	R/W	ISP Control Register	0x0000_0000
ISPADR	FMC_BA+0x004	R/W	ISP Address Register	0x0000_0000
ISPDAT	FMC_BA+0x008	R/W	ISP Data Register	0x0000_0000
ISPCMD	FMC_BA+0x00C	R/W	ISP Command Register	0x0000_0000
ISPTRG	FMC_BA+0x010	R/W	ISP Trigger Register	0x0000_0000
DFBADR	FMC_BA+0x014	R	Data Flash Start Address	0x0000_0000 0x0001_F000
FATCON	FMC_BA+0x018	R/W	Flash Access Time Control Register	0x0000_0000





## 6.13.9 FMC Controller Registers Description

### ISP Control Register (ISPCON)

Register	Offset	R/W	Description	Reset Value
ISPCON	FMC_BA+0x00	R/W	ISP Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	ISPPF	LDUEN	CFGUEN	APUEN	Reserved	BS	ISPEN

Bits	Descriptions	
[31:7]	Reserved	Reserved
[6]	ISPPF	<p><b>ISP Fail Flag (write-protected)</b></p> <p>This bit is set by hardware when a triggered ISP meets any of the following conditions:</p> <ul style="list-style-type: none"> <li>(1) APROM writes to itself <b>if APUEN is set to 0</b></li> <li>(2) LDROM writes to itself.</li> <li>(3) Destination address is illegal, such as over an available range.</li> </ul> <p><b>Note:</b> Write 1 to clear this bit to zero.</p>
[5]	LDUEN	<p><b>LDROM Update Enable (write-protected)</b></p> <p>LDROM update enable bit.</p> <p>1 = LDROM can be updated when the MCU runs in APROM.</p> <p>0 = LDROM cannot be updated</p>
[4]	CFGUEN	<p><b>Config Update Enable (write-protected)</b></p> <p>Writing this bit to 1 enables s/w to update Config value by ISP procedure regardless of program code is running in APROM or LDROM.</p> <p>1 = Config update enable</p> <p>0 = Config update disable</p>



Bits	Descriptions	
[3]	<b>APUEN</b>	<b>APROM Update Enable (write-protected)</b> 1 = APROM can be updated when the chip runs in APROM 0 = APROM can not be updated when the chip runs in APROM
[2]	<b>Reserved</b>	Reserved
[1]	<b>BS</b>	<b>Boot Select (write-protected)</b> Set/clear this bit to select next booting from LDROM/APROM, respectively. This bit also functions as MCU booting status flag, which can be used to check where MCU booted from. <b>This bit is initiated with the inversed value of CBS in Config0 after power-on reset; It keeps the same value at other reset.</b> 1 = boot from LDROM 0 = boot from APROM
[0]	<b>ISPEN</b>	<b>ISP Enable (write-protected)</b> ISP function enable bit. Set this bit to enable ISP function. 1 = Enable ISP function 0 = Disable ISP function



## ISP Address (ISPADR)

Register	Offset	R/W	Description	Reset Value
ISPADR	FMC_BA+0x04	R/W	ISP Address Register	0x0000_0000

31	30	29	28	27	26	25	24
ISPADR[31:24]							
23	22	21	20	19	18	17	16
ISPADR[23:16]							
15	14	13	12	11	10	9	8
ISPADR[15:8]							
7	6	5	4	3	2	1	0
ISPADR[7:0]							

Bits	Descriptions	
[31:0]	ISPADR	<b>ISP Address</b> NuMicro M051™ series equips with a 16k x 32 embedded flash, it supports word program only. ISPADR[1:0] must be kept 2'b00 for ISP operation.



## ISP Data Register (ISPDAT)

Register	Offset	R/W	Description	Reset Value
ISPDAT	FMC_BA+0x08	R/W	ISP Data Register	0x0000_0000

31	30	29	28	27	26	25	24
ISPDAT[31:24]							
23	22	21	20	19	18	17	16
ISPDAT [23:16]							
15	14	13	12	11	10	9	8
ISPDAT [15:8]							
7	6	5	4	3	2	1	0
ISPDAT [7:0]							

Bits	Descriptions	
[31:0]	ISPDAT	<p><b>ISP Data</b></p> <p>Write data to this register before ISP program operation</p> <p>Read data from this register after ISP read operation</p>



## ISP Command (ISPCMD)

Register	Offset	R/W	Description	Reset Value
ISPCMD	FMC_BA+ 0x0C	R/W	ISP Command Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		FOEN	FCEN	FCTRL3	FCTRL2	FCTRL1	FCTRL0

Bits	Descriptions																																				
[31:6]	Reserved	Reserved																																			
[5:0]	FOEN, FCEN, FCTRL	<p><b>ISP Command</b></p> <p>ISP command table is shown below:</p> <table border="1"> <thead> <tr> <th>Operation Mode</th> <th>FOEN</th> <th>FCEN</th> <th colspan="4">FCTRL[3:0]</th> </tr> </thead> <tbody> <tr> <td>Read</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Read UID</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>Program</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>Page Erase</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Operation Mode	FOEN	FCEN	FCTRL[3:0]				Read	0	0	0	0	0	0	Read UID	0	0	0	1	0	0	Program	1	0	0	0	0	1	Page Erase	1	0	0	0	1	0
Operation Mode	FOEN	FCEN	FCTRL[3:0]																																		
Read	0	0	0	0	0	0																															
Read UID	0	0	0	1	0	0																															
Program	1	0	0	0	0	1																															
Page Erase	1	0	0	0	1	0																															



## ISP Trigger Control Register (ISPTRG)

Register	Offset	R/W	Description	Reset Value
ISPTRG	FMC_BA+ 0x10	R/W	ISP Trigger Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							ISPGO

Bits	Descriptions	
[31:1]	Reserved	Reserved
[0]	ISPGO	<p><b>ISP start trigger(write-protected)</b></p> <p>Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finish.</p> <p>1 = ISP is on going</p> <p>0 = ISP done</p>



## Data Flash Base Address Register (DFBADR)

Register	Address	R/W/C	Description	Reset Value
DFBADR	FMC_BA+0x14	R	Data flash Base Address	0x0001_F000

31	30	29	28	27	26	25	24
DFBADR[31:23]							
23	22	21	20	19	18	17	16
DFBADR[23:16]							
15	14	13	12	11	10	9	8
DFBADR[15:8]							
7	6	5	4	3	2	1	0
DFBADR[7:0]							

Bits	Descriptions	
[31:0]	DFBADR	<p><b>Data Flash Base Address</b></p> <p>This register indicates data flash start address. It is a read only register.</p> <p>For 8/16/32/64KB flash memory device, the data flash size is 4KB and it start address is fixed at 0x0001_F000 by hardware internally.</p>



## Flash Access Time Control Register (FATCON)

Register	Offset	R/W	Description	Reset Value
FATCON	FMC_BA + 0x18	R/W	Flash Access Time Control Register	0x0000_0080

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			LFOM	Reserved			

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7]	Reserved	Always keep 0.
[6:5]	Reserved	Reserved
[4]	LFOM	<p><b>Low Frequency Optimization Mode (write-protected)</b></p> <p>When chip operation frequency is lower than 25 MHz, chip can work more efficiently by setting this bit to 1</p> <p>1 = Enable low frequency optimization mode</p> <p>0 = Disable low frequency optimization mode</p>
[0]	Reserved	Reserved





## 7 USER CONFIGURATION

### CONFIG (Address = 0x0030\_0000)

31	30	29	28	27	26	25	24
Reserved			CKF	Reserved	CFOSC		
23	22	21	20	19	18	17	16
CBODEN	CBOV1	CBOV0	CBORST	Reserved			
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
CBS	Reserved					LOCK	Reserved

Bits	Descriptions													
[31:29]	Reserved	Reserved for further used												
[28]	CKF	<b>XT1 Clock Filter Enable</b> 0 = Disable XT1 clock filter 1 = Enable XT1 clock filter												
[27]	Reserved	Reserved for further used												
[26:24]	CFOSC	<b>CPU Clock Source Selection After Reset</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 30%;">FOSC[2:0]</th> <th style="width: 70%;">Clock Source</th> </tr> <tr> <td>000</td> <td>External crystal clock (4 ~ 24 MHz)</td> </tr> <tr> <td>111</td> <td>Internal RC 22.1184 MHz oscillator clock</td> </tr> <tr> <td>Others</td> <td style="text-align: center;"><b>Reserved</b></td> </tr> </table>	FOSC[2:0]	Clock Source	000	External crystal clock (4 ~ 24 MHz)	111	Internal RC 22.1184 MHz oscillator clock	Others	<b>Reserved</b>				
		FOSC[2:0]	Clock Source											
		000	External crystal clock (4 ~ 24 MHz)											
		111	Internal RC 22.1184 MHz oscillator clock											
Others	<b>Reserved</b>													
The value of CFOSC will be load to CLKSEL0.HCLK_S[2:0] in system register after any reset occurs.														
[23]	CBODEN	<b>Brown-Out Detector Enable</b> 0= Enable Brown-Out detect after power on 1= Disable Brown-Out detect after power on												
[22:21]	CBOV1-0	<b>Brown-Out Voltage Selection</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 25%;">CBOV1</th> <th style="width: 25%;">CBOV0</th> <th style="width: 50%;">Brown-Out voltage</th> </tr> <tr> <td>1</td> <td>1</td> <td>4.3V</td> </tr> <tr> <td>1</td> <td>0</td> <td>3.7V</td> </tr> <tr> <td>0</td> <td>1</td> <td>2.7V</td> </tr> </table>	CBOV1	CBOV0	Brown-Out voltage	1	1	4.3V	1	0	3.7V	0	1	2.7V
		CBOV1	CBOV0	Brown-Out voltage										
		1	1	4.3V										
		1	0	3.7V										
0	1	2.7V												




Bits	Descriptions			
		0	0	2.2V
[20]	<b>CBORST</b>	<b>Brown-Out Reset Enable</b> 0 = Enable Brown-Out reset after power on 1 = Disable Brown-Out reset after power on		
[19:8]	<b>Reserved</b>	Reserved for further used		
[7]	<b>CBS</b>	<b>Chip Boot Selection</b> 0 = Chip boot from LDRROM 1 = Chip boot from APROM		
[6:2]	<b>Reserved</b>	Reserved for further used		
[1]	<b>LOCK</b>	<b>Security Lock</b> 0 = Flash data is locked 1 = Flash data is not locked.  When flash data is locked, only device ID, unique ID, Config0 and Config1 can be read by writer and ICP thru serial debug interface. Others data is locked as 0xFFFFFFFF. ISP can read data anywhere regardless of LOCK bit value.		
[0]	<b>Reserved</b>	Reserved		

# NuMicro M051™ BN Series Technical Reference Manual



## 8 TYPICAL APPLICATION CIRCUIT



Reset Circuit

Crystal

ICE Interface

SPI

UART

I2C



Title			
M052_54 Application Circuit			
Size	Document Number	Application.dsn	Rev 1.0
Date	Thursday, August 19, 2010	Sheet 1 of 1	



## 9 ELECTRICAL CHARACTERISTICS

### 9.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	$V_{DD} - V_{SS}$	-0.3	+7.0	V
Input Voltage	$V_{IN}$	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
Oscillator Frequency	$1/t_{CLCL}$	4	24	MHz
Operating Temperature	$T_A$	-40	+85	°C
Storage Temperature	$T_{ST}$	-55	+150	°C
Maximum Current into $V_{DD}$		-	120	mA
Maximum Current out of $V_{SS}$			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

**Note:** Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.



## 9.2 DC Electrical Characteristics

( $V_{DD} - V_{SS} = 2.5 \sim 5.5V$ ,  $T_A = 25^\circ C$ ,  $F_{OSC} = 50 \text{ MHz}$  unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operation voltage	$V_{DD}$	2.5		5.5	V	$V_{DD} = 2.5V \sim 5.5V$ up to 50 MHz
LDO Output Voltage	$V_{LDO}$	1.7	1.8	1.9	V	$V_{DD} \geq 2.5V$
Band Gap Analog Input	$V_{BG}$	-5%	1.20	+5%	V	$V_{DD} = 2.5V \sim 5.5V$
Analog Operating Voltage	$AV_{DD}$	0		$V_{DD}$	V	
Analog Reference Voltage	$V_{ref}$	0		$AV_{DD}$	V	
Operating Current Normal Run Mode @ 50 MHz	IDD1		20.6		mA	$V_{DD} = 5.5V @ 50MHz$ , enable all IP and PLL, XTAL=12MHz
	IDD2		14.4		mA	$V_{DD} = 5.5V @ 50MHz$ , disable all IP and enable PLL, XTAL=12MHz
	IDD3		18.9		mA	$V_{DD} = 3.3V @ 50MHz$ , enable all IP and PLL, XTAL=12MHz
	IDD4		12.8		mA	$V_{DD} = 3.3V @ 50MHz$ , disable all IP and enable PLL, XTAL=12MHz
Operating Current Normal Run Mode @ 22Mhz	IDD5		6.2		mA	$V_{DD} = 5.5V @ 22MHz$ , enable all IP and IRC22M, disable PLL
	IDD6		3.4		mA	$V_{DD} = 5.5V @ 22MHz$ , disable all IP and enable IRC22M, disable PLL
	IDD7		6.1		mA	$V_{DD} = 3.3V @ 22MHz$ , enable all IP and IRC22M, disable PLL
	IDD8		3.4		mA	$V_{DD} = 3.3V @ 22MHz$ , disable all IP and enable IRC22M, disable PLL
Operating Current Normal Run Mode @ 12Mhz	IDD9		5.3		mA	$V_{DD} = 5.5V @ 12MHz$ , enable all IP and disable PLL, XTAL=12MHz
	IDD10		3.7		mA	$V_{DD} = 5.5V @ 12MHz$ , disable all IP and disable PLL, XTAL=12MHz
	IDD11		4.0		mA	$V_{DD} = 3.3V @ 12MHz$ , enable all IP and disable PLL, XTAL=12MHz
	IDD12		2.3		mA	$V_{DD} = 3.3V @ 12MHz$ , disable all IP and disable PLL, XTAL=12MHz



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operating Current Normal Run Mode @ 4 MHz	IDD13		3.4		mA	V <sub>DD</sub> = 5.5V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	IDD14		2.6		mA	V <sub>DD</sub> = 5.5V@4MHz, disable all IP and disable PLL, XTAL=4MHz
	IDD15		2.0		mA	V <sub>DD</sub> = 3.3V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	IDD16		1.3		mA	V <sub>DD</sub> = 3.3V@4MHz, disable all IP and disable PLL, XTAL=4MHz
Operating Current Normal Run Mode @ 10Khz	IDD17		98.7		uA	V <sub>DD</sub> = 5.5V@10KHz, enable all IP and IRC10K, disable PLL
	IDD18		97.4		uA	V <sub>DD</sub> = 5.5V@10KHz, disable all IP and enable IRC10K, disable PLL
	IDD19		86.4		uA	V <sub>DD</sub> = 3.3V@10KHz, enable all IP and IRC10K, disable PLL
	IDD20		85.2		uA	V <sub>DD</sub> = 3.3V@10KHz, disable all IP and enable IRC10K, disable PLL
Operating Current Idle Mode @ 50 MHz	IIDLE1		16.2		mA	V <sub>DD</sub> = 5.5V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	IIDLE2		10.0		mA	V <sub>DD</sub> = 5.5V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
	IIDLE3		14.6		mA	V <sub>DD</sub> = 3V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	IIDLE4		8.5		mA	V <sub>DD</sub> = 3V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
Operating Current Idle Mode @ 22Mhz	IIDLE5		4.3		mA	V <sub>DD</sub> = 5.5V@22MHz, enable all IP and IRC22M, disable PLL
	IIDLE6		1.5		mA	V <sub>DD</sub> = 5.5V@22MHz, disable all IP and enable IRC22M, disable PLL
	IIDLE7		4.2		mA	V <sub>DD</sub> = 3.3V@22MHz, enable all IP and IRC22M, disable PLL
	IIDLE8		1.4		mA	V <sub>DD</sub> = 3.3V@22MHz, disable all IP and enable IRC22M, disable PLL
Operating Current Idle Mode	IIDLE9		4.3		mA	V <sub>DD</sub> = 5.5V@12MHz, enable all IP and disable PLL, XTAL=12MHz

# NuMicro M051™ BN Series Technical Reference Manual



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
@ 12 MHz	IIDLE10		2.6		mA	V <sub>DD</sub> = 5.5V@12MHz, disable all IP and disable PLL, XTAL=12MHz
	IIDLE11		2.9		mA	V <sub>DD</sub> = 3.3V@12MHz, enable all IP and disable PLL, XTAL=12MHz
	IIDLE12		1.3		mA	V <sub>DD</sub> = 3.3V@12MHz, disable all IP and disable PLL, XTAL=12MHz
Operating Current Idle Mode @ 4 MHz	IIDLE13		3.0		mA	V <sub>DD</sub> = 5.5V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	IIDLE14		2.3		mA	V <sub>DD</sub> = 5.5V@4MHz, disable all IP and disable PLL, XTAL=4MHz
	IIDLE15		1.7		mA	V <sub>DD</sub> = 3.3V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	IIDLE16		1.0		mA	V <sub>DD</sub> = 3.3V@4MHz, disable all IP and disable PLL, XTAL=4MHz
Operating Current Idle Mode @ 10Khz	IIDLE17		97.8		uA	V <sub>DD</sub> = 5.5V@10KHz, enable all IP and IRC10K, disable PLL
	IIDLE18		96.5		uA	V <sub>DD</sub> = 5.5V@10KHz, disable all IP and enable IRC10K, disable PLL
	IIDLE19		85.5		uA	V <sub>DD</sub> = 3.3V@10KHz, enable all IP and IRC10K, disable PLL
	IIDLE20		84.4		uA	V <sub>DD</sub> = 3.3V@10KHz, disable all IP and enable IRC10K, disable PLL
Standby Current Power-down Mode (Deep Sleep Mode)	IPWD1		10		μA	V <sub>DD</sub> = 5.5V, No load @ Disable BOV function
	IPWD2		10		μA	V <sub>DD</sub> = 3.0V, No load @ Disable BOV function
Input Current P0/1/2/3/4 (Quasi-bidirectional mode)	IIN1	-75	-	+15	μA	V <sub>DD</sub> = 5.5V, VIN = 0V or VIN= V <sub>DD</sub>
Input Leakage Current P0/1/2/3/4	ILK	-1	-	+1	μA	V <sub>DD</sub> = 5.5V, 0<VIN< V <sub>DD</sub>
Input Low Voltage P0/1/2/3/4 (TTL input)	VIL1	-0.3	-	0.8	V	V <sub>DD</sub> = 4.5V
		-0.3	-	0.6		V <sub>DD</sub> = 2.5V
Input High Voltage P0/1/2/3/4 (TTL input)	VIH1	2.0	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
		1.5	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> =3.0V

# NuMicro M051™ BN Series Technical Reference Manual



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Input Low Voltage XT1[*2]	VIL3	0	-	0.8	V	$V_{DD} = 4.5V$
		0	-	0.4		$V_{DD} = 2.5V$
Input High Voltage XT1[*2]	VIH3	3.5	-	$V_{DD} + 0.2$	V	$V_{DD} = 5.5V$
		2.4	-	$V_{DD} + 0.2$		$V_{DD} = 3.0V$
Negative going threshold (Schmitt input), /RST	VILS	-0.5	-	$0.2 V_{DD}$	V	
Positive going threshold (Schmitt input), /RST	VIHS	$0.7 V_{DD}$	-	$V_{DD} + 0.5$	V	
Internal /RST pin pull up resistor	RRST	40		150	K $\Omega$	
Negative going threshold (Schmitt input), P0/1/2/3/4	VILS	-0.5	-	$0.3 V_{DD}$	V	
Positive going threshold (Schmitt input), P0/1/2/3/4	VIHS	$0.7 V_{DD}$	-	$V_{DD} + 0.5$	V	
Source Current P0/1/2/3/4 (Quasi- bidirectional Mode)	ISR11	-300	-370	-450	$\mu A$	$V_{DD} = 4.5V, V_S = 2.4V$
	ISR12	-50	-70	-90	$\mu A$	$V_{DD} = 2.7V, V_S = 2.2V$
	ISR13	-40	-60	-80	$\mu A$	$V_{DD} = 2.5V, V_S = 2.0V$
Source Current P0/1/2/3/4 (Push-pull Mode)	ISR21	-20	-24	-28	mA	$V_{DD} = 4.5V, V_S = 2.4V$
	ISR22	-4	-6	-8	mA	$V_{DD} = 2.7V, V_S = 2.2V$
	ISR23	-3	-5	-7	mA	$V_{DD} = 2.5V, V_S = 2.0V$
Sink Current P0/1/2/3/4 (Quasi-bidirectional and Push-pull Mode)	ISK11	10	16	20	mA	$V_{DD} = 4.5V, V_S = 0.45V$
	ISK12	7	10	13	mA	$V_{DD} = 2.7V, V_S = 0.45V$
	ISK13	6	9	12	mA	$V_{DD} = 2.5V, V_S = 0.45V$
Brown-Out voltage with BOV_VL [1:0] =00b	VBO2.2	2.0	2.2	2.4	V	$V_{DD} = 5.5V$
Brown-Out voltage with BOV_VL [1:0] =01b	VBO2.7	2.5	2.7	2.9	V	$V_{DD} = 5.5V$
Brown-Out voltage with BOV_VL [1:0] =10b	VBO3.8	3.5	3.7	3.9	V	$V_{DD} = 5.5V$
Brown-Out voltage with BOV_VL [1:0] =11b	VBO4.5	4.1	4.3	4.5	V	$V_{DD} = 5.5V$
Hysteresis range of BOD voltage	VBH	30	-	150	mV	$V_{DD} = 2.5V - 5.5V$


**Notes:**

1. /RST pin is a Schmitt trigger input.
2. XTAL1 is a CMOS input.
3. Pins of P0, P1, P2, P3 and P4 can source a transition current when they are being externally driven from 1 to 0. In the condition of  $V_{DD} = 5.5V$ , the transition current reaches its maximum value when  $V_{in}$  approximates to 2V.



## 9.3 AC Electrical Characteristics

### 9.3.1 External Crystal



Note: Duty cycle is 50%.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITION
Clock High Time	$t_{CHCX}$	20	-	-	nS	
Clock Low Time	$t_{CLCX}$	20	-	-	nS	
Clock Rise Time	$t_{CLCH}$	-	-	10	nS	
Clock Fall Time	$t_{CHCL}$	-	-	10	nS	

### 9.3.2 External Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	°C
$V_{DD}$	-	2.5	5	5.5	V
Operating current	12 MHz@ $V_{DD} = 5V$	-	1	-	mA

### 9.3.3 Typical Crystal Application Circuits

CRYSTAL	C1	C2
4 MHz ~ 24 MHz	Optional (Depend on crystal specification)	




Figure 9.3.3-1 Typical Crystal Application Circuit



## 9.3.4 Internal 22.1184 MHz RC Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Center Frequency	-	-	22.1184	-	MHz
Calibrated Internal Oscillator Frequency	+25 °C; V <sub>DD</sub> =5V	-3	-	+3	%
	-40 °C~+85 °C; V <sub>DD</sub> =2.5V~5.5V	-5	-	+5	%
Operating current	V <sub>DD</sub> =5V	-	500	-	uA

## 9.3.5 Internal 10kHz RC Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	10	-	kHz
Calibrated Internal Oscillator Frequency	+25 °C; V <sub>DD</sub> =5V	-30	-	+30	%
	-40 °C~+85 °C; V <sub>DD</sub> =2.5V~5.5V	-50	-	+50	%
Operating current	V <sub>DD</sub> =5V	-	5	-	uA

**Notes:**

1. Internal operation voltage comes from LDO.



## 9.4 Analog Characteristics

### 9.4.1 Specification of 12-bit SARADC

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT
Resolution	-	-	-	12	Bit
Differential nonlinearity error	DNL	-	±1.2	-	LSB
Integral nonlinearity error	INL	-	±1.2	-	LSB
Offset error	EO	-	+3	+5	LSB
Gain error (Transfer gain)	EG	-	-4	-6	-
Monotonic	-	Guaranteed			-
ADC clock frequency	FADC	-	-	16	MHz
Conversion time	TADC	-	13	-	Clock
Sample rate	FS	-	-	760	K SPS
Supply voltage	V <sub>LDO</sub>	-	1.8	-	V
	V <sub>ADD</sub>	3	-	5.5	V
Supply current (Avg.)	I <sub>DD</sub>	-	0.5	-	mA
	I <sub>DDA</sub>	-	1.5	-	mA
Input voltage range	V <sub>IN</sub>	0	-	V <sub>DD</sub>	V
Capacitance	C <sub>IN</sub>	-	5	-	pF

## 9.4.2 Specification of LDO & Power management

PARAMETER	MIN	TYP	MAX	UNIT	NOTE
Input Voltage	2.5	5	5.5	V	V <sub>DD</sub> input voltage
Output Voltage	-10%	1.8	+10%	V	LDO output voltage
Temperature	-40	25	85	°C	
C	-	1u	-	F	Resr=1ohm

**Note:**

1. It is recommended a 100nF bypass capacitor is connected between V<sub>DD</sub> and the closest V<sub>SS</sub> pin of the device.
2. For ensuring power stability, a 1uF or higher capacitor must be connected between LDO pin and the closest V<sub>SS</sub> pin of the device.



### 9.4.3 Specification of Low Voltage Reset

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	2.5	5	5.5	V
Temperature	-	-40	25	85	°C
Quiescent current	V <sub>DD</sub> =5.5V	-	-	5	uA
Threshold voltage	Temperature=25°	1.7	2.0	2.3	V
	Temperature=-40°	-	2.3	-	V
	Temperature=85°	-	1.8	-	V
Hysteresis	-	0	0	0	V

### 9.4.4 Specification of Brown-Out Detector

Parameter	Condition	Min.	Typ.	Max.	Unit
Operation voltage	-	2.5	-	5.5	V
Quiescent current	AV <sub>DD</sub> =5.5V	-	-	140	μA
Temperature	-	-40	25	85	°C
Brown-Out voltage	BOV_VL[1:0]=11	4.1	4.3	4.5	V
	BOV_VL [1:0]=10	3.5	3.7	3.9	V
	BOV_VL [1:0]=01	2.5	2.7	2.9	V
	BOV_VL [1:0]=00	2.0	2.2	2.4	V
Hysteresis	-	30m	-	150m	V

### 9.4.5 Specification of Power-On Reset (5V)

Parameter	Condition	Min.	Typ.	Max.	Unit
Temperature	-	-40	25	85	°C
Reset voltage	V+	-	2	-	V
Quiescent current	V <sub>in</sub> >reset voltage	-	1	-	nA

## 9.4.6 Specification of Temperature Sensor

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>		1.62	1.8	1.98	V
Temperature		-40	-	85	°C
Gain		-1.72	-1.76	-1.80	mV/°C
Offset	Temp=0 °C	717	725	733	mV

Note[1]: Internal operation voltage comes from LDO.

## 9.4.7 Specification of Comparator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Temperature	-	-40	25	85	°C
V <sub>DD</sub>	-	2.4	3	5.5	V
V <sub>DD</sub> current	-	-	40	80	uA
Input offset voltage	-		10	20	mV
Output swing	-	0.1	-	V <sub>DD</sub> -0.1	V
Input common mode range	-	0.1	-	V <sub>DD</sub> -0.1	V
DC gain	-	-	70	-	dB
Propagation delay	@VCM=1.2 V and VDIFF=0.1 V	-	200	-	ns
Hysteresis	@VCM=0.2 V ~ V <sub>DD</sub> -0.2V	-	±10	-	mV
Stable time	@CINP=1.3 V CINN=1.2 V	-	-	2	us



## 9.5 Flash DC Electrical Characteristics


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
N <sub>endu</sub>	Endurance		100000			cycles <sup>[1]</sup>
T <sub>ret</sub>	Retention time	Temp=85 °C	10			year
T <sub>erase</sub>	Page erase time		19	20	21	ms
T <sub>mess</sub>	Mess erase time		30	40	50	ms
T <sub>prog</sub>	Program time		38	40	42	us
V <sub>DD</sub>	Supply voltage		1.62	1.8	1.98	V <sup>[2]</sup>
I <sub>dd1</sub>	Read current				0.25	mA
I <sub>dd2</sub>	Program/Erase current				7	mA
I <sub>pd</sub>	Power down current			1	20	uA

1. Number of program/erase cycles.
2. V<sub>DD</sub> is source from chip LDO output voltage.
3. Guaranteed by design, not test in production.




## 10 PACKAGE DIMENSIONS

### 10.1 LQFP-48 (7x7x1.4mm<sup>2</sup> Footprint 2.0mm)



### 10.2 QFN-33 (5X5 mm<sup>2</sup>, Thickness 0.8mm, Pitch 0.5 mm)





## 11 REVISION HISTORY

VERSION	DATE	CHAPTER /PAGE	DESCRIPTION
V1.02	Oct.20, 2011	-	Firstly release
V1.03	Mar. 19, 2012	9.3.4	Updated the Center Frequency of 22Mhz RC spec



## Important Notice

**Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".**

**Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.**

**All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.**

---

*Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*