

# XMC1100

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM<sup>®</sup> Cortex<sup>™</sup>-M0 32-bit processor core

Data Sheet V1.0 2013-08

Microcontrollers

Edition 2013-08

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2013 Infineon Technologies AG
All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



# XMC1100

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM<sup>®</sup> Cortex<sup>™</sup>-M0 32-bit processor core

Data Sheet V1.0 2013-08

Microcontrollers



#### XMC1100 Data Sheet

Revision History: V1.0 2013-08

**Previous Versions:** 

Page Subjects

#### **Trademarks**

C166™, TriCore™ and DAVE™ are trademarks of Infineon Technologies AG.

ARM®, ARM Powered® and AMBA® are registered trademarks of ARM, Limited.

Cortex<sup>™</sup>, CoreSight<sup>™</sup>, ETM<sup>™</sup>, Embedded Trace Macrocell<sup>™</sup> and Embedded Trace Buffer<sup>™</sup> are trademarks of ARM, Limited.

#### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com





#### **Table of Contents**

# **Table of Contents**

<b>1</b> 1.1 1.2 1.3 1.4	Summary of Features5Ordering Information8Device Types9Device Type Features9Chip Identification Number10
<b>2</b> 2.1 2.2 2.2.1 2.2.2	General Device Information         1           Logic Symbols         1           Pin Configuration and Definition         12           Package Pin Summary         14           Port I/O Functions         16
3 3.1 3.1.1 3.1.2 3.1.3 3.2 3.2.1 3.2.2 3.2.3 3.3.3 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5 3.3.6 3.3.7 3.3.8 3.3.8.1 3.3.8.1 3.3.8.2 3.3.8.1	Electrical Parameter         19           General Parameters         19           Parameter Interpretation         15           Absolute Maximum Ratings         20           Operating Conditions         22           DC Parameters         22           Input/Output Characteristics         22           Analog to Digital Converters (ADC)         26           Power Supply Current         26           AC Parameters         30           Testing Waveforms         30           Output Rise/Fall Times         37           Flash Memory Parameters         32           Power-Up and Supply Threshold Charcteristics         33           On-Chip Oscillator Characteristics         35           Serial Wire Debug Port (SW-DP) Timing         36           SPD Timing Requirements         37           Peripheral Timings         38           Synchronous Serial Interface (USIC SSC) Timing         38           Inter-IC (IIC) Interface Timing         47           Inter-IC Sound (IIS) Interface Timing         47
<b>4</b> 4.1 4.1.1 4.2	Package and Reliability45Package Parameters45Thermal Considerations45Package Outlines47Quality Declaration49
J	Wugiity DecigiauUII 43





**Table of Contents** 



**About this Document** 

# **About this Document**

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1100 series devices.

The document describes the characteristics of a superset of the XMC1100 series devices. For simplicity, the various device types are referred to by the collective term XMC1100 throughout this document.

#### XMC1000 Family User Documentation

The set of user documentation includes:

- Reference Manual
  - decribes the functionality of the superset of devices.
- Data Sheets
  - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
  - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by Users Guides and Application Notes.

Please refer to <a href="http://www.infineon.com/xmc1000">http://www.infineon.com/xmc1000</a> to get access to the latest versions of those documents.



# 1 Summary of Features

The XMC1100 devices are members of the XMC1000 family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1100 series devices are designed for general purpose applications.




Figure 1 System Block Diagram

# **CPU Subsystem**

- CPU Core
  - High Performance 32-bit ARM Cortex-M0 CPU
  - Most of 16-bit Thumb instruction set
  - Subset of 32-bit Thumb2 instruction set



- High code density with 32-bit performance
- Single cycle 32-bit hardware multiplier
- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for programmable processing of external and internal service requests

## **On-Chip Memories**

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 64 kbytes on-chip Flash program and data memory

#### **On-Chip Peripherals**

- Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- A/D Converters, up to 12 channels, includes a 12-bit analog to digital converter
- Capture/Compare Units 4 (CCU4) for use as general purpose timers
- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG), provides random data with fast generation times

#### Input/Output Lines With Individual Bit Controllability

- Tri-stated in input mode
- Push/pull or open drain output mode
- Configurable pad hysteresis

#### **Debug System**

- Access through the standard ARM serial wire debug (SWD) or the single pin debug (SPD) interface
- A breakpoint unit (BPU) supporting up to 4 hardware breakpoints
- A watchpoint unit (DWT) supporting up to 2 watchpoints

# 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- <DDD> the derivatives function set
- <Z> the package variant



- T: TSSOP
- Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
  - F: -40°C to 85°C
  - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1100 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1100 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term XMC1100 is used for all derivatives throughout this document.

# 1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC1100 Device Types

Derivative	Package	Flash Kbytes	SRAM Kbytes	ADC channel
XMC1100-T016F0008	PG-TSSOP-16-8	8	16	6
XMC1100-T016F0016	PG-TSSOP-16-8	16	16	6
XMC1100-T016F0064	PG-TSSOP-16-8	64	16	6
XMC1100-T038F0016	PG-TSSOP-38-9	16	16	12
XMC1100-T038F0032	PG-TSSOP-38-9	32	16	12
XMC1100-T038F0064	PG-TSSOP-38-9	64	16	12

# 1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1100 Device Types<sup>1)</sup>

Derivative	ADC channel
XMC1100-T016	6
XMC1100-T038	12

<sup>1)</sup> Features that are not included in this table are available in all the derivatives



# 1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is a 8 bytes value with the most significant 7 bytes stored in Flash configuration sector 0 (CS0) at address location :  $1000~0F00_H~(MSB)$  -  $1000~0F1B_H~(LSB)$ . The least significant byte of the Chip Identification Number is the value of register DBGROMID.

Table 3 XMC1100 Chip Identification Number

Derivative	Value	Marking
XMC1100-T016F0008	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00003000 101ED083 <sub>H</sub>	AA
XMC1100-T016F0016	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-T016F0064	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-T038F0016	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-T038F0032	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 <sub>H</sub>	AA
XMC1100-T038F0064	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA



# 2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

# 2.1 Logic Symbols




Figure 2 XMC1100 Logic Symbol for TSSOP-38 and TSSOP-16



**Data Sheet** 

#### **General Device Information**

# 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 3 XMC1100 PG-TSSOP-38 Pin Configuration (top view)






Figure 4 XMC1100 PG-TSSOP-16 Pin Configuration (top view)



# 2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 4 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	N	N	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD\_INOUT (standard bi-directional pads)
- STD\_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD\_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Table 5 Package Pin Mapping

Function	TSSOP 38	TSSOP 16	Pad Type	Notes
P0.0	17	7	STD_INOUT	
P0.1	18	-	STD_INOUT	
P0.2	19	-	STD_INOUT	
P0.3	20	-	STD_INOUT	
P0.4	21	-	STD_INOUT	
P0.5	22	8	STD_INOUT	
P0.6	23	9	STD_INOUT	
P0.7	24	10	STD_INOUT	
P0.8	27	11	STD_INOUT	
P0.9	28	12	STD_INOUT	
P0.10	29	-	STD_INOUT	
P0.11	30	-	STD_INOUT	
P0.12	31	-	STD_INOUT	



Table 5 Package Pin Mapping (cont'd)

VSSP 25 - Power I/O port ground	Function	TSSOP 38	TSSOP 16	Pad Type	Notes
P0.15         34         14         STD_INOUT           P1.0         16         -         High Current           P1.1         15         -         High Current           P1.2         14         -         High Current           P1.3         13         -         High Current           P1.4         12         -         High Current           P1.5         11         -         High Current           P2.0         35         15         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.2         37         -         STD_INOUT/AN           P2.3         38         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/A	P0.13	32	-	STD_INOUT	
P1.0         16         -         High Current           P1.1         15         -         High Current           P1.2         14         -         High Current           P1.3         13         -         High Current           P1.4         12         -         High Current           P1.5         11         -         High Current           P2.0         35         15         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.2         37         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_IN/AN	P0.14	33	13	STD_INOUT	
P1.1         15         -         High Current           P1.2         14         -         High Current           P1.3         13         -         High Current           P1.4         12         -         High Current           P1.5         11         -         High Current           P2.0         35         15         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.2         37         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_IN/AN           P2.11         8         4         STD_IN/AN	P0.15	34	14	STD_INOUT	
P1.2         14         -         High Current           P1.3         13         -         High Current           P1.4         12         -         High Current           P1.5         11         -         High Current           P2.0         35         15         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.1         36         -         STD_IN/AN           P2.2         37         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC referency voltage           VDD         10	P1.0	16	-	High Current	
P1.3         13         -         High Current           P1.4         12         -         High Current           P1.5         11         -         High Current           P2.0         35         15         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.2         37         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference COND	P1.1	15	-	High Current	
P1.4         12         -         High Current           P1.5         11         -         High Current           P2.0         35         15         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.2         37         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference voltage           V	P1.2	14	-	High Current	
P1.5         11         -         High Current           P2.0         35         15         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.2         37         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_IN/OUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference Voltage           VSSP         25         -         Power         I/O port ground	P1.3	13	-	High Current	
P2.0         35         15         STD_INOUT/AN           P2.1         36         -         STD_INOUT/AN           P2.2         37         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference Voltage           VSSP         25         -         Power         I/O port ground	P1.4	12	-	High Current	
P2.1         36         -         STD_INOUT/AN           P2.2         37         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference CND           VSSP         25         -         Power         I/O port ground	P1.5	11	-	High Current	
P2.2         37         -         STD_IN/AN           P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference Voltage           VSSP         25         -         Power         I/O port ground	P2.0	35	15	STD_INOUT/AN	
P2.3         38         -         STD_IN/AN           P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference Voltage           VSSP         25         -         Power         I/O port ground	P2.1	36	-	STD_INOUT/AN	
P2.4         1         -         STD_IN/AN           P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference Voltage           VSSP         25         -         Power         I/O port ground	P2.2	37	-	STD_IN/AN	
P2.5         2         -         STD_IN/AN           P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference Voltage           VSSP         25         -         Power         I/O port ground	P2.3	38	-	STD_IN/AN	
P2.6         3         16         STD_IN/AN           P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference voltage           VSSP         25         -         Power         I/O port ground	P2.4	1	-	STD_IN/AN	
P2.7         4         1         STD_IN/AN           P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference voltage           VSSP         25         -         Power         I/O port ground	P2.5	2	-	STD_IN/AN	
P2.8         5         1         STD_IN/AN           P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference voltage           VSSP         25         -         Power         I/O port ground	P2.6	3	16	STD_IN/AN	
P2.9         6         2         STD_IN/AN           P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference voltage           VSSP         25         -         Power         I/O port ground	P2.7	4	1	STD_IN/AN	
P2.10         7         3         STD_INOUT/AN           P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference voltage           VSSP         25         -         Power         I/O port ground	P2.8	5	1	STD_IN/AN	
P2.11         8         4         STD_INOUT/AN           VSS         9         5         Power         Supply GND, ADC reference GND           VDD         10         6         Power         Supply VDD, ADC reference voltage           VSSP         25         -         Power         I/O port ground	P2.9	6	2	STD_IN/AN	
VSS 9 5 Power Supply GND, ADC reference GND  VDD 10 6 Power Supply VDD, ADC reference voltage  VSSP 25 - Power I/O port ground	P2.10	7	3	STD_INOUT/AN	
VDD 10 6 Power Supply VDD, ADC reference VSSP 25 - Power I/O port ground	P2.11	8	4	STD_INOUT/AN	
VSSP 25 - Power I/O port ground	VSS	9	5	Power	
	VDD	10	6	Power	Supply VDD, ADC reference voltage
VDDP 26 - Power I/O port supply	VSSP	25	-	Power	I/O port ground
1 ower 1 over 1/0 port suppry	VDDP	26	-	Power	I/O port supply



#### 2.2.2 Port I/O Functions

The following general building block is used to describe each PORT pin:

Table 6 Port I/O Function Description

Function		Outputs			Inputs	
	ALT1	ALTn	HWO0	HWI0	Input	Input
P0.0		MODA.OUT	MODB.OUT	MODB.INA	MODC.INA	
Pn.y	MODA.OUT				MODA.INA	MODC.INB

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn\_IN.y, Pn\_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn\_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn\_HWSEL, it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.



# Port I/O Functions

Function		; -		no	Outputs									Inputs				
	ALT1	ALT2	ALT3	ALT4		ALT6	ALT7	НМОО	HW01	HWIO	HWI1	Input	Input	Input	Input	Input	Input	Input
P0.0	ERU0. PDOUT0		ERU0. GOUT0	ссичо.оито		USICO_CHO.	USICO_CH1. SELO0					CCU40.INOC				USICO_CH0. DX2A	USICO_CH1. DX2A	
P0.1	ERU0. PDOUT1		ERU0. GOUT1	CCU40.0UT1			SCU. VDROP					CCU40.IN1C						
P0.2	ERU0. PDOUT2		ERU0. GOUT2	CCU40.0UT2		VADC0. EMUX02						CCU40.IN2C						
P0.3	ERU0. PDOUT3		ERU0. GOUT3	CCU40.0UT3		VADCo. EMUX01						CCU40.IN3C						
P0.4				сси40.0 ЛТ1		VADCo. EMUXOO	WWDT. SERVICE_OU T											
P0.5				CCU40.OUT0														
P0.6				сси40.00Т0		USICO_CH1. MCLKOUT	USICO_CH1. DOUTO					CCU40.INOB				USICO_CH1. DX0C		
P0.7				CCU40.0UT1		USICO_CHO. SCLKOUT	USICO_CH1. DOUTO					CCU40.IN1B				USICO_CHO. DX1C	USICO_CH1. DX0D	USICO_CH1. DX1C
P0.8				CCU40.0UT2		USICO_CHO. SCLKOUT	USICO_CH1. SCLKOUT					CCU40.IN2B				USICO_CHO. DX1B	USICO_CH1. DX1B	
P0.9				CCU40.0UT3		SELOO_CHO.	USICO_CH1. SELO0					CCU40.IN3B				USICO_CHO. DX2B	USICO_CH1. DX2B	
P0.10						USICO_CHO. SELO1	USICO_CH1. SELO1									USICO_CHO. DX2C	USICO_CH1. DX2C	
P0.11				USICO_CHO.		USICO_CHO. SELO2	USICO_CH1. SELO2									USICO_CHO. DX2D	USICO_CH1. DX2D	
P0.12						USICO_CHO. SELO3						CCU40.IN0A	CCU40.IN1A	CCU40.IN1A CCU40.IN2A	CCU40.IN3A	USICO_CHO. DX2E		
P0.13	WWDT. SERVICE_OU T					USICO_CH0. SELO4										USICO_CH0. DX2F		
P0.14						USICO_CHO. DOUTO	USICO_CHO. SCLKOUT									USICO_CHO. DX0A	USICO_CHO. DX1A	
P0.15						USICO_CHO. DOUTO	USICO_CH1. MCLKOUT									USICO_CHO. DX0B		
P1.0		сси40.оито					USICO_CHO. DOUTO		USICO_CHO. DOUTO		USICO_CHO. HWINO					USICO_CHO. DX0C		
P1.1	VADCO. EMUXOO	CCU40.0UT1				USICO_CHO. DOUTO	USICO_CH1. SELO0		USICO_CHO.		USICO_CHO. HWIN1					USICO_CHO. DX0D	USICO_CHO. DX1D	USICO_CH1. DX2E
P1.2	VADCO. EMUX01	CCU40.OUT2					USICO_CH1. DOUTO		USICO_CHO. DOUT2		USICO_CHO. HWIN2					USICO_CH1. DX0B		
P1.3	VADC0. EMUX02	CCU40.OUT3				USICO_CH1. SCLKOUT	USICO_CH1. DOUTO		USICO_CHO. DOUT3		USICO_CHO. HWIN3					USICO_CH1. DX0A	USICO_CH1. DX1A	
P1.4	VADC0. EMUX10	USICO_CH1. SCLKOUT				USICO_CHO. SELOO	USICO_CH1. SELO1									USICO_CHO. DX5E	USICO_CH1. DX5E	
P1.5	VADCO. EMUX11	USICO_CHO. DOUTO				USICO_CHO. SELO1	USICO_CH1. SELO2									USICO_CHI. DX5F		



Table 7	7	Port	. I/O F	unctio	Port I/O Functions (cont'd)	nt'd)												
Function					Outputs									Inputs				
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	0ОМН	HW01	HWIO	HWI1	Input	Input	Input	Input	Input	Input	Input
P2.0	ERUO. PDOUT3	CCU40.OUT0	ERU0. GOUT3			USICO_CHO. DOUTO	USICO_CHO.						VADCO. GOCH5		ERU0.0B0	USICO_CHO.	USICO_CHO. DX1E	USICO_CH1. DX2F
P2.1	ERUO. PDOUTZ	CCU40.OUT1 ERU0. GOUT2	ERU0. GOUT2			USICO_CHO. DOUTO	USICO_CH1. SCLKOUT						VADCO. GOCH6		ERU0.1B0	USICO_CHO. DX0F	USICO_CH1. DX3A	USICO_CH1. DX4A
P2.2													VADCO. GOCH7		ERU0.0B1	USICO_CHO. DX3A	USICO_CHO. DX4A	USICO_CH1. DX5A
P2.3													VADCO. G1CH5		ERU0.1B1	USICO_CHO. DX5B	USICO_CH1. DX3C	USICO_CH1. DX4C
P2.4													VADCO. G1CH6		ERU0.0A1	USICO_CHO. DX3B	USICO_CHO. DX4B	USICO_CH1. DX5B
P2.5													VADCO. G1CH7		ERU0.1A1	USICO_CHO.	USICO_CH1. DX3E	USICO_CH1. DX4E
P2.6													VADCO. GOCHO		ERU02A1	USICO_CHO. DX3E	USICO_CHO. DX4E	USICO_CH1. DX5D
P2.7													VADC0. G1CH1		ERU0.3A1	USICO_CHO. DX5C	USICO_CH1. DX3D	USICO_CH1. DX4D
P2.8													VADCO. GOCH1	VADCO. G1CH0	ERU0.3B1	USICO_CHO.	USICO_CH0. DX4D	USICO_CH1. DX5C
P2.9													VADCO. GOCH2	VADCo. G1CH4	ERU0.3B0	USICO_CHO. DX5A	USICO_CH1. DX3B	USICO_CH1. DX4B
P2.10	ERU0. PDOUT1	CCU40.OUT2 ERU0. GOUT1	ERU0. GOUT1				USICO_CH1. DOUTO						VADCO. GOCH3	VADC0. G1CH2	ERU02B0	USICO_CHO. DX3C	USICO_CH0. DX4C	USICO_CH1. DX0F
P2.11	ERU0. PDOUT0	CCU40.OUT3 ERU0. GOUT0	ERU0. GOUT0			USICO_CH1. SCLKOUT	USICO_CH1. DOUTO						VADC0. G0CH4	VADC0. G1CH3	ERU0.2B1	USICO_CH1. DX0E	USICO_CH1. DX1E	



# 3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1100.

#### 3.1 General Parameters

# 3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1100 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

#### CC

Such parameters indicate Controller Characteristics, which are distinctive feature of the XMC1100 and must be regarded for a system design.

#### SR

Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC1100 is designed in.



# 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 8 Absolute Maximum Rating Parameters

Parameter	Symb	ool		Va	lues	Unit	Note /
			Min.	Тур.	Max.		Test Cond ition
Junction temperature	$T_{J}$	SR	-40	_	115	°C	_
Storage temperature	$T_{S}$	SR	-40	_	125	°C	_
$\begin{tabular}{lll} \hline & Voltage on power supply pin \\ & with respect to $V_{\rm SSP}$ \\ \hline \end{tabular}$	$V_{DDP}$	SR	-0.3	_	6	V	_
Voltage on any pin with respect to $V_{\rm SSP}$	$V_{IN}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	whichever is lower
Voltage on any analog input pin with respect to $V_{\rm SSP}$	$V_{AIN} \ V_{AREF}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	_
Input current on any pin during overload condition	$I_{IN}$	SR	-10	_	10	mA	_
Absolute sum of all input currents during overload condition	$\Sigma  I_{IN} $	SR	_	_	50	mA	_
Analog comparator input voltage	$V_{CM}$	SR	-0.3	-	$V_{\rm DDP}$ + 0.3	V	



Data Sheet

#### **Electrical Parameter**

# 3.1.3 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1100. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 9 Operating Conditions Parameters

Parameter	Symbol		Values	S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Ambient Temperature	$T_{A}SR$	-40	_	85	°C	Temp. Range F
		-40	_	105	°C	Temp. Range X
Digital supply voltage <sup>1)</sup>	$V_{DDP}SR$	1.8	_	5.5	V	
MCLK Frequency	$f_{MCLK}$ CC	_	_	33.2	MHz	CPU clock
PCLK Frequency	$f_{ m PCLK}$ CC	-	_	66.4	MHz	Peripherals clock

<sup>1)</sup> See also the Supply Monitoring thresholds, Chapter 3.3.4.



**Data Sheet** 

**Electrical Parameter** 

#### 3.2 DC Parameters

# 3.2.1 Input/Output Characteristics

Table 10 provides the characteristics of the input/output pins of the XMC1100.

Table 10 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit	Values	Unit	<b>Test Conditions</b>
			Min.	Max.	Ī	
Output low voltage on port pins	$V_{OLP}$	CC	_	1.0	V	$I_{\rm OL}$ = 11 mA (5 V) $I_{\rm OL}$ = 7 mA (3.3 V)
(with standard pads)			_	0.4	V	$I_{\rm OL}$ = 5 mA (5 V) $I_{\rm OL}$ = 3.5 mA (3.3 V)
Output low voltage on high current pads	$V_{OLP1}$	CC	_	1.0	V	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)
			_	0.32	V	I <sub>OL</sub> = 10 mA (5 V)
			_	0.4	V	$I_{\rm OL}$ = 5 mA (3.3 V)
Output high voltage on port pins	$V_{OHP}$	CC	V <sub>DDP</sub> - 1.0	_	V	$I_{\rm OH}$ = -10 mA (5 V) $I_{\rm OH}$ = -7 mA (3.3 V)
(with standard pads)			V <sub>DDP</sub> - 0.4	_	V	$I_{\rm OH}$ = -4.5 mA (5 V) $I_{\rm OH}$ = -2.5 mA (3.3 V)
Output high voltage on high current pads	$V_{OHP1}$	CC	V <sub>DDP</sub> - 0.32	_	V	$I_{\rm OH}$ = -6 mA (5 V)
			V <sub>DDP</sub> - 1.0	_	V	$I_{\rm OH}$ = -8 mA (3.3 V)
			V <sub>DDP</sub> - 0.4	_	V	$I_{\rm OH}$ = -4 mA (3.3 V)
Input low voltage on port pins (Standard Hysteresis)	$V_{ILPS}$	SR	_	$0.19 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input high voltage on port pins (Standard Hysteresis)	$V_{IHPS}$	SR	$0.7  imes V_{DDP}$	_	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input low voltage on port pins (Large Hysteresis)	$V_{ILPL}$	SR	_	$0.08 \times V_{\mathrm{DDP}}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>3)</sup>



Table 10 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbo	ol	Limit \	<b>Values</b>	Unit	Test Conditions
			Min.	Max.		
Input high voltage on port pins (Large Hysteresis)	$V_{IHPL}$	SR	$0.85 \times V_{\rm DDP}$	-	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>3)</sup>
Input Hysteresis <sup>1)</sup>	HYS	CC	$0.08  imes V_{ m DDP}$	_	V	CMOS Mode (5 V), Standard Hysteresis
			$0.03 \times \\ V_{\rm DDP}$	_	V	CMOS Mode (3.3 V), Standard Hysteresis
			$V_{ extsf{DDP}}$	_	V	CMOS Mode (2.2 V), Standard Hysteresis
			$0.5  imes V_{DDP}$	$0.75  imes V_{ m DDP}$	V	CMOS Mode(5 V), Large Hysteresis
			$0.4 imes V_{ extsf{DDP}}$	$0.75  imes V_{ m DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis
			$0.2  imes V_{ extsf{DDP}}$	$0.65 \times V_{\rm DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis
Pull-up resistor on port pins	$R_{PUP}$	CC	20	50	kohm	$V_{IN} = V_{SSP}$
Pull-down resistor on port pins	$R_{PDP}$	CC	20	50	kohm	$V_{IN} = V_{DDP}$
Input leakage current <sup>2)</sup>	$I_{OZP}$	CC	-1	1	μΑ	$0 < V_{\rm IN} < V_{\rm DDP},$ $T_{\rm A} \le 105~{\rm ^{\circ}C}$
Overload current on any pin	$I_{OVP}$	SR	-5	5	mA	
Absolute sum of overload currents	$\Sigma  I_{OV} $	SR	_	25	mA	3)
Voltage on any pin during $V_{DDP}$ power off	$V_{PO}$	SR	_	0.3	V	4)
Maximum current per pin (excluding P1, $V_{\rm DDP}$ and $V_{\rm SS}$ )	$I_{MP}$	SR	-10	11	mA	_
Maximum current per high currrent pins	$I_{MP1A}$	SR	-8	50	mA	_
Maximum current into $V_{\rm DDP}$ (TSSOP28/16)	$I_{MVDD1}$	SR	_	130	mA	3)



Table 10 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbo	ol	Limit \	Limit Values		Test Conditions
			Min.	Max.	1	
	$I_{MVDD2}$	SR	-	260	mA	3)
$\begin{tabular}{ll} \hline & & & \\ & & & $	$I_{ m MVSS1}$	SR	-	130	mA	3)
$\begin{tabular}{ll} \hline & & & \\ & & & $	$I_{\mathrm{MVSS2}}$	SR	_	260	mA	3)

Not subject to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

- 2) An additional error current  $(I_{\rm INJ})$  will flow if an overload current flows through an adjacent pin.
- 3) Not subject to production test, verified by design/characterization.
- 4) Not subject to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V<sub>DDP</sub> is powered off.



# 3.2.2 Analog to Digital Converters (ADC)

Table 11 shows the Analog to Digital Converter (ADC) characteristics.

Table 11 ADC Characteristics (Operating Conditions apply)

Parameter	Symbol		Values	S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Supply voltage range (internal reference)	$V_{ m DD\_int}{ m SR}$	1.8	-	3.0	V	SHSCFG.AREF = 11 <sub>B</sub>
		3.0	_	5.5	V	SHSCFG.AREF = 10 <sub>B</sub>
Supply voltage range (external reference)	$V_{ m DD\_ext}{ m SR}$	3.0	_	5.5	V	SHSCFG.AREF = $00_{B}$
Analog input voltage range	$V_{AIN}SR$	<i>V</i> <sub>SSP</sub> - 0.05	_	<i>V</i> <sub>DDP</sub> + 0.05	V	
Auxiliary analog reference ground (SH0-CH0, SH1-CH0)	$V_{REFGND}SR$	V <sub>SSP</sub> - 0.05	_	V <sub>DDP</sub> + 0.05	V	
Internal reference	$V_{REFINT}CC$	4.82	5	5.18	V	-40°C - 105°C
voltage (full scale value)		4.9	5	5.1	V	0°C - 85°C <sup>1)</sup>
Switched capacitance of an analog input <sup>1)</sup>	$C_{AINS}$ CC	_	1.2	2	pF	GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain)
		_	1.2	2	pF	GNCTRxz.GAINy = 01 <sub>B</sub> (gain g1)
		_	4.5	6	pF	GNCTRxz.GAINy = 10 <sub>B</sub> (gain g2)
		_	4.5	6	pF	GNCTRxz.GAINy = 11 <sub>B</sub> (gain g3)
Total capacitance of an analog input	$C_{AINT}$ CC	_	-	10	pF	1)
Total capacitance of the reference input	$C_{AREFT}CC$	_	-	10	pF	1)



Table 11 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Value	S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Gain settings	$G_{IN}CC$		1			GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain)
			3		_	GNCTRxz.GAINy = 01 <sub>B</sub> (gain g1)
			6		_	GNCTRxz.GAINy = 10 <sub>B</sub> (gain g2)
_			12		_	GNCTRxz.GAINy = 11 <sub>B</sub> (gain g3)
Sample Time	t <sub>sample</sub> CC	3	_	_	$f_{ADC}$	$V_{\rm DDP}$ = 5.0 V
		3	_	_	$f_{\mathrm{ADC}}$	$V_{DDP}$ = 3.3 V
		30	_	-	$f_{ADC}$	$V_{\rm DDP}$ = 1.8 V
Sigma delta loop hold time	t <sub>SD_hold</sub> CC	20	_	_	μS	Residual charge stored in an active sigma delta loop remains available
Conversion time in fast compare mode	t <sub>CF</sub> CC		9		$\frac{1}{f_{ADC}}$	2)
Conversion time in 12-bit mode	t <sub>C12</sub> CC		22		$\frac{1}{f_{ADC}}$	2)
Maximum sample rate in 12-bit mode	$f_{\mathrm{C12}}\mathrm{CC}$	_	_	f <sub>ADC</sub> / 33	_	1 sample pending
_		_	_	f <sub>ADC</sub> / 53	_	2 samples pending
Conversion time in 10-bit mode	<i>t</i> <sub>C10</sub> CC	20			$f_{ADC}$	2)
Maximum sample rate in 10-bit mode	$f_{\mathrm{C10}}\mathrm{CC}$	_	_	$f_{\mathrm{ADC}}$ / 31	_	1 sample pending
			_	f <sub>ADC</sub> / 49	_	2 samples pending
Conversion time in 8-bit mode	t <sub>C8</sub> CC		18		$f_{ADC}$	2)



Table 11 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Values	6	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Maximum sample rate in 8-bit mode	$f_{\rm C8}$ CC	_	_	f <sub>ADC</sub> / 29	_	1 sample pending
		-	_	f <sub>ADC</sub> / 45	-	2 samples pending
DNL error	EA <sub>DNL</sub> CC	_	±2.0	_	LSB 12	
INL error	EA <sub>INL</sub> CC	_	±4.0	_	LSB 12	
Gain error with external reference	EA <sub>GAIN</sub> CC	_	±0.5	_	%	SHSCFG.AREF = 00 <sub>B</sub> (calibrated)
Gain error with internal reference	EA <sub>GAIN</sub> CC	_	±3.6	_	%	SHSCFG.AREF = 1X <sub>B</sub> (calibrated), -40°C - 105°C
		_	±2.0	_	%	SHSCFG.AREF = 1X <sub>B</sub> (calibrated), 0°C - 85°C
Offset error	EA <sub>OFF</sub> CC	-	±6.0	_	LSB 12	Calibrated

<sup>1)</sup> Not subject to production test, verified by design/characterization.

<sup>2)</sup> No pending samples assumed, excluding sampling time and calibration.



# 3.2.3 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Table 12 Power Supply Parameters<sup>1)</sup>

•••								
Parameter	Symbol		Value	s	Unit	Note /		
		Min. Typ. <sup>2)</sup> Max.		Max.		Test Condition		
Active mode current <sup>3)</sup>	$I_{DDPA}CC$	_	8.4	11.0	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz		
		_	3.7	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz		
Sleep mode current Peripherals clock enabled <sup>4)</sup>	I <sub>DDPSE</sub> CC	-	5.9	_	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz		
Sleep mode current Peripherals clock disabled <sup>5)</sup>	I <sub>DDPSD</sub> CC	_	1.2	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz		
Deep Sleep mode current <sup>6)</sup>	$I_{DDPDS}CC$	_	0.24	_	mA			
Wake-up time from Sleep to Active mode <sup>7)</sup>	t <sub>SSA</sub> CC	_	6	_	cycles			
Wake-up time from Deep Sleep to Active mode <sup>8)</sup>	t <sub>DSA</sub> CC	_	280	_	μsec			

- 1) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.
- 2) The typical values are measured at  $T_A$  = + 25 °C and  $V_{DDP}$  = 5 V.
- 3) CPU and all peripherals clock enabled, Flash is in active mode.
- 4) CPU is sleep, all peripherals clock enabled and Flash is in active mode.
- 5) CPU is sleep, Flash is powered down and code executed from RAM after wake-up.
- 6) CPU is sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.
- 7) CPU is sleep, Flash is in active mode during sleep mode.
- 8) CPU is sleep, Flash is in power down mode during deep sleep mode.



**Table 13** provides the active current consumption of some modules operating at 5 V power supply at 25 °C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

Table 13 Typical Active Current Consumption<sup>1)</sup>

Active Current Consumption	Symbol	Limit Values	Unit	Test Condition
		Тур.		
Baseload current	$I_{CPUDDC}$	5.04	mA	Modules including Core, SCU, PORT, memories, ANATOP <sup>2)</sup>
VADC and SHS	$I_{ADCDDC}$	3.4	mA	Set CGATCLR0.VADC to 13)
USIC0	$I_{\rm USIC0DDC}$	0.87	mA	Set CGATCLR0.USIC0 to 14)
CCU40	$I_{\text{CCU40DDC}}$	0.94	mA	Set CGATCLR0.CCU40 to 1 <sup>5)</sup>
WDT	$I_{WDTDDC}$	0.03	mA	Set CGATCLR0.WDT to 16)
RTC	$I_{RTCDDC}$	0.01	mA	Set CGATCLR0.RTC to 17)

- 1) Not subject to production test, verified by design/characterisation.
- Baseload current is measured with device running in user mode, MCLK=PCLK=32 MHz, with an endless loop in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.
- 3) Active current is measured with: module enabled, MCLK=32 MHz, running in auto-scan conversion mode
- 4) Active current is measured with: module enabled, alternating messages sent to PC at 57.6kbaud every 200ms
- Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU4 slice for PWM switching from 1500Hz and 1000Hz at regular intervals, 1 CCU4 slice in capture mode for reading period and duty cycle
- Active current is measured with: module enabled, MCLK=32 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1s
- 7) Active current is measured with: module enabled, MCLK=32 MHz, Periodic interrupt enabled



#### 3.3 AC Parameters

# 3.3.1 Testing Waveforms




Figure 5 Rise/Fall Time Parameters




Figure 6 Testing Waveform, Output Delay

Data Sheet




Figure 7 Testing Waveform, Output High Impedance



# 3.3.2 Output Rise/Fall Times

**Table 14** provides the characteristics of the output rise/fall times in the XMC1100. **Figure 5** describes the rise time and fall time parameters.

Table 14 Output Rise/Fall Times Parameters (Operating Conditions apply)

Symbol	Limit	Values	Unit	Test Conditions	
	Min.	Max.			
$t_{HCPR},$	_	9	ns	50 pF @ 5 V <sup>3)</sup>	
$t_{HCPF}$	_	12	ns	50 pF @ 3.3 V <sup>4)</sup>	
	_	25	ns	50 pF @ 1.8 V <sup>5)</sup>	
$t_{R},t_{F}$	_	12	ns	50 pF @ 5 V <sup>6)</sup>	
	_	15	ns	50 pF @ 3.3 V <sup>7)</sup> .	
	_	31	ns	50 pF @ 1.8 V <sup>8)</sup> .	
	$t_{HCPR},$ $t_{HCPF}$	Min.  t <sub>HCPR</sub> , –  t <sub>HCPF</sub> –	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

<sup>1)</sup> Rise/Fall time parameters are taken with 10% - 90% of supply.

8) Additional rise/fall time valid for  $C_1 = 50 \text{ pF} - C_1 = 100 \text{ pF}$  @ 0.588 ns/pF at 1.8 V supply voltage.

<sup>2)</sup> Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.

<sup>3)</sup> Additional rise/fall time valid for C<sub>1</sub> = 50 pF - C<sub>1</sub> = 100 pF @ 0.150 ns/pF at 5 V supply voltage.

<sup>4)</sup> Additional rise/fall time valid for  $C_L = 50 \ pF - C_L = 100 \ pF @ 0.205 \ ns/pF$  at 3.3 V supply voltage.

<sup>5)</sup> Additional rise/fall time valid for  $C_L$  = 50 pF -  $C_L$  = 100 pF @ 0.445 ns/pF at 1.8 V supply voltage.

<sup>6)</sup> Additional rise/fall time valid for C<sub>L</sub> = 50 pF - C<sub>L</sub> = 100 pF @ 0.225 ns/pF at 5 V supply voltage.

<sup>7)</sup> Additional rise/fall time valid for  $C_L$  = 50 pF -  $C_L$  = 100 pF @ 0.288 ns/pF at 3.3 V supply voltage.



# 3.3.3 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 15 Flash Memory Parameters

Parameter	ameter Symbol Values			Unit	Note /	
		Min.	Тур.	Max.		Test Condition
Erase Time per page	t <sub>ERASE</sub> CC	6.8	7.1	7.6	ms	
Write time per block	$t_{PSER}$ CC	102	152	204	μS	
Wake-Up time	t <sub>WU</sub> CC	-	32.2	-	μS	
Read time per word	t <sub>a</sub> CC	-	50	-	ns	
Data Retention Time	$t_{RET}CC$	10	_	-	years	
Erase Cycles per page	$N_{ECYC}$ CC	-	_	5*10 <sup>4</sup>	cycles	
Total Erase Cycles	$N_{TECYC}$ CC	_	_	2*10 <sup>6</sup>	cycles	



# 3.3.4 Power-Up and Supply Threshold Charcteristics

Table 16 provides the characteristics of the supply threshold in XMC1100.

Table 16 Power-Up and Supply Threshold Parameters (Operating Conditions apply)

Parameter	Symbol	\	/alues		Unit	Note /
		Min.	Тур.	Max.		Test Condition
$V_{\mathrm{DDP}}$ ramp-up time	$t_{RAMPUP}SR$	$V_{ m DDP}/ S_{ m VDDPrise}$	-	10 <sup>7</sup>	μS	1)
$\overline{V_{\mathrm{DDP}}}$ slew rate	$S_{\mathrm{VDDPOP}}$ SR	0	_	0.1	V/μs	Slope during normal operation <sup>1)</sup>
	$S_{\mathrm{VDDP10}}$ SR	0	_	10	V/μs	Slope during fast transient within +/- 10% of $V_{\rm DDP}^{-1)}$
	$S_{ m VDDPrise}$ SR	0	_	10	V/μs	Slope during power-on or restart after brownout event <sup>1)</sup>
	$S_{\text{VDDPfall}}^{2)} SR$	0	_	0.25	V/μs	Slope during supply falling out of the +/-10% limits <sup>1)3)</sup>
$\overline{V_{\mathrm{DDP}}}$ prewarning voltage	$V_{DDPPW}CC$	2.1	2.25	2.4	V	ANAVDEL.VDEL_ SELECT = $00_B^{1)}$
		2.85	3	3.15	V	ANAVDEL.VDEL_ SELECT = 01 <sub>B</sub> <sup>1)</sup>
		4.2	4.4	4.6	V	ANAVDEL.VDEL_ SELECT = 10 <sub>B</sub> <sup>1)</sup>
$\overline{V_{\mathrm{DDP}}}$ brownout reset voltage	$V_{ m DDPBO}$ CC	_	1.62	1.75	V	calibrated, before user code starts running
Start-up time from power-on reset	t <sub>SSW</sub> SR	_	320	_	μS	Time to the first user code instruction <sup>1)4)</sup>

<sup>1)</sup> Not subject to production test, verified by design/characterization.

A capacitor of at least 100 nF has to be added between V<sub>DDP</sub> and V<sub>SSP</sub> to fulfill the requirement as stated for this parameter.



- 3) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.
- 4) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTAT0 are gated.




Figure 8 Supply Threshold Parameters



# 3.3.5 On-Chip Oscillator Characteristics

Table 17 provides the characteristics of the 64 MHz clock output from the digital controlled oscillator, DCO1 in XMC1100.

Table 17 64 MHz DCO1 Characteristics (Operating Conditions apply)

Parameter	Syml	ool	Lir	nit Val	ues	Unit	Test Conditions	
			Min.	Тур.	Max.			
Nominal frequency	$f_{NOM}$	CC	63.5	64	64.5	MHz	under nominal conditions <sup>1)</sup> after trimming	
Accuracy	$\Delta f_{LT}$	CC	-1.7	_	3.4	%	with respect to $f_{NOM}$ (typ), over temperature (0 °C to 85 °C) <sup>2)</sup>	
			-3.9	_	4.0	%	with respect to $f_{NOM}$ (typ), over temperature (-40 °C to 105 °C) <sup>2)</sup>	

<sup>1)</sup> The deviation is relative to the factory trimmed frequency at nominal  $V_{\rm DDC}$  and  $T_{\rm A}$  = + 25 °C.

**Table 18** provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1100.

Table 18 32 kHz DCO2 Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
Nominal frequency	$f_{NOM}$	СС	32.5	32.75	33	kHz	under nominal conditions <sup>1)</sup> after trimming
Accuracy	$\Delta f_{LT}$	CC	-1.7	-	3.4	%	with respect to $f_{\text{NOM}}$ (typ), over temperature $(0  ^{\circ}\text{C to } 85  ^{\circ}\text{C})^{2)}$
			-3.9	_	4.0	%	with respect to $f_{NOM}(typ)$ , over temperature (-40 °C to 105 °C) <sup>2)</sup>

<sup>1)</sup> The deviation is relative to the factory trimmed frequency at nominal  $V_{\rm DDC}$  and  $T_{\rm A}$  = + 25 °C.

<sup>2)</sup> Not subject to production test, verified by design/characterisation.

<sup>2)</sup> Not subject to production test, verified by design/characterisation.



### 3.3.6 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

**Table 19 SWD Interface Timing Parameters**(Operating Conditions apply)

Parameter	Symbol Values			;	Unit	
		Min.	Тур.	Max.		Test Condition
SWDCLK high time	t <sub>1</sub> SR	50	-	500000	ns	_
SWDCLK low time	$t_2$ SR	50	-	500000	ns	_
SWDIO input setup to SWDCLK rising edge	t <sub>3</sub> SR	10	_	_	ns	-
SWDIO input hold after SWDCLK rising edge	t <sub>4</sub> SR	10	_	_	ns	-
SWDIO output skew after SWDCLK falling edge <sup>1)</sup> (propagation delay)	t <sub>5</sub> CC	-	_	80	ns	_

<sup>1)</sup> The falling edge on SWDCLK is used to generate the SWDIO output timing.




Figure 9 SWD Timing



### 3.3.7 SPD Timing Requirements

The optimum SPD decision time between  $0_B$  and  $1_B$  is 0.75  $\mu$ s. With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles (0.69  $\mu$ s).

Table 20 Optimum Number of Sample Clocks for SPD

Sample Freq.	Sampling Factor	•	Sample Clocks 1 <sub>B</sub>	Effective Decision Time <sup>1)</sup>	Remark
8 MHz	4	1 to 5	6 to 12	0.69 µs	The other closest option (0.81 µs) for the effective decision time is less robust.

<sup>1)</sup> Nominal sample frequency period multiplied with 0.5 + (max. number of 0<sub>B</sub> sample clocks)

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:

- Frequency deviation of the sample clock is +/- 5%
- Effective decision time is between 0.69 μs and 0.75 μs (calculated with nominal sample frequency)



## 3.3.8 Peripheral Timings

Note: These parameters are not subject to production test, but verified by design and/or characterization.

### 3.3.8.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 21 USIC SSC Master Mode Timing

· · · · · · · · · · · · · · · · · · ·							
Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
Slave select output SELO active to first SCLKOUT transmit edge	<i>t</i> <sub>1</sub> (	CC	80	_	_	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t <sub>2</sub> (	CC	0	_	_	ns	
Data output DOUT[3:0] valid time	<i>t</i> <sub>3</sub> (	CC	-10	_	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t <sub>4</sub> S	SR	80	_	_	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t <sub>5</sub> S	SR	0	_	_	ns	

Table 22 USIC SSC Slave Mode Timing

Parameter	Symbol			Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Select input DX2 setup to first clock input DX1 transmit edge <sup>1)</sup>	t <sub>10</sub>	SR	10	_	-	ns	
Select input DX2 hold after last clock input DX1 receive edge <sup>1)</sup>	t <sub>11</sub>	SR	10	_	-	ns	



Table 22 USIC SSC Slave Mode Timing (cont'd)

Parameter		nbol		Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Receive data input DX0/DX[5:3] setup time to shift clock receive edge <sup>1)</sup>	t <sub>12</sub>	SR	10	_	-	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge <sup>1)</sup>	t <sub>13</sub>	SR	10	_	_	ns	
Data output DOUT[3:0] valid time	t <sub>14</sub>	СС	-	-	80	ns	

<sup>1)</sup> These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).






Figure 10 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.



## 3.3.8.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: Operating Conditions apply.

Table 23 USIC IIC Standard Mode Timing<sup>1)</sup>

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	-	-	1000	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	250	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}$ SR	-	-	400	pF	

<sup>1)</sup> Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Table 24 USIC IIC Fast Mode Timing 1)

Parameter	Symbol		Values	ì	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	100	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

<sup>1)</sup> Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

<sup>2)</sup> C<sub>b</sub> refers to the total capacitance of one bus line in pF.






Figure 11 USIC IIC Stand and Fast Mode Timing

# 3.3.8.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

Note: Operating Conditions apply.

Table 25 USIC IIS Master Transmitter Timing

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t <sub>1</sub> CC	$2/f_{MCLK}$	-	-	ns	
Clock HIGH	t <sub>2</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Clock Low	t <sub>3</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Hold time	t <sub>4</sub> CC	0	-	-	ns	
Clock rise time	t <sub>5</sub> CC	-	-	0.15 x	ns	
				$t_{1min}$		






Figure 12 USIC IIS Master Transmitter Timing

Table 26 USIC IIS Slave Receiver Timing

Parameter	Symbol		Values	;	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t <sub>6</sub> SR	$4/f_{MCLK}$	-	-	ns	
Clock HIGH	t <sub>7</sub> SR	0.35 x t <sub>6min</sub>	-	-	ns	
Clock Low	t <sub>8</sub> SR	0.35 x t <sub>6min</sub>	-	-	ns	
Set-up time	t <sub>9</sub> SR	0.2 x t <sub>6min</sub>	-	-	ns	
Hold time	t <sub>10</sub> SR	10	-	-	ns	




Figure 13 USIC IIS Slave Receiver Timing



# 4 Package and Reliability

The XMC1100 is a member of the XMC1000 Derivatives of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

## 4.1 Package Parameters

**Table 27** provides the thermal characteristics of the packages used in XMC1100.

Table 27 Thermal Characteristics of the Packages

Parameter	Symbol	Lim	it Values	Unit	Package Types	
		Min.	Max.			
Thermal resistance	$R_{\Theta \sf JA}$ CC	-	104.6	K/W	PG-TSSOP-16-8 <sup>1)</sup>	
Junction-Ambient		-	70.3	K/W	PG-TSSOP-38-9 <sup>1)</sup>	

<sup>1)</sup> Device mounted on a 4-layer JEDEC board (JESD 51-5).

#### 4.1.1 Thermal Considerations

When operating the XMC1100 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance  $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.

The difference between junction temperature and ambient temperature is determined by  $\Delta T = (P_{\text{INT}} + P_{\text{IOSTAT}} + P_{\text{IODYN}}) \times R_{\Theta \text{JA}}$ 

The internal power consumption is defined as

 $P_{\mathrm{INT}}$  =  $V_{\mathrm{DDP}} \times I_{\mathrm{DDP}}$  (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as  $P_{\text{IOSTAT}} = \Sigma((V_{\text{DDP}} - V_{\text{OH}}) \times I_{\text{OH}}) + \Sigma(V_{\text{OL}} \times I_{\text{OL}})$ 

The dynamic external power consumption caused by the output drivers  $(P_{\text{IODYN}})$  depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

• Reduce  $V_{\rm DDP}$ , if possible in the system





- Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers



# 4.2 Package Outlines




Figure 14 PG-TSSOP-38-9






Figure 15 PG-TSSOP-16-8

All dimensions in mm.



Data Sheet

# **Quality Declaration**

# 5 Quality Declaration

Table 28 shows the characteristics of the quality parameters in the XMC1100.

Table 28 Quality Parameters

Parameter	Symbol	Limit Va	lues	Unit	Notes
		Min.	Max.		
Operation Lifetime when	t <sub>OP1</sub>	-	500	hours	$T_{\rm J} = -40^{\circ}{\rm C} - 20^{\circ}{\rm C}$
the device is used at the		-	40000	hours	$T_{\rm J} = 20^{\circ}{\rm C} - 90^{\circ}{\rm C}$
three stated $T_{J}^{1)2)}$		-	10000	hours	$T_{\rm J} = 90^{\circ}{\rm C} - 110^{\circ}{\rm C}$
Operation Lifetime when the device is used at the stated $T_J^{1)}$	t <sub>OP2</sub>	-	87000	hours	T <sub>J</sub> = 20°C - 50°C
ESD susceptibility according to Human Body Model (HBM)	$V_{HBM}$	-	2000	V	Conforming to EIA/JESD22- A114-B <sup>3)</sup>
ESD susceptibility according to Charged Device Model (CDM) pins	$V_{CDM}$	-	500	V	Conforming to JESD22-C101-C <sup>3)</sup>

<sup>1)</sup> This lifetime refers only to the time when device is powered-on.

<sup>2)</sup> This profile is applicable only to the X (-40°C - 105°C) variants

<sup>3)</sup> Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.

www.infineon.com

Published by Infineon Technologies AG