

# VERSA1-B: INTEGRATED MICROCONTROLLER WITH DSP

**Datasheet Rev 3.3** 

1



# **Overview**

The VERSA1-B is a high performance, 8051 based microcontroller, digital-only version of the VERSA1 data acquisition system. Innovative in its architecture, the VERSA1-B includes a set of non-traditional onboard components like a proprietary MAC block, which allows the user to perform mathematical calculations to a much higher degree of accuracy and speed. The VERSA1-B also features 64K Flash Memory, 1280 Bytes of RAM, 3 Timers, 2 UARTs, 1 SPI Interface that can control 3 slave devices in Master Mode, 3 External Interrupts and power-saving features.


### **Applications**

- Automotive Applications
- Medical Devices
- Industrial Controls
- Instrumentation
- Consumer Products
- Battery Powered Systems
- Pattern Recognition

### **Functional Diagram**

The following figure shows the functional diagram of the VERSA1-B.


FIGURE 1 FUNCTIONAL DIAGRAM



### **Features**

- 8051 Compatible μProcessor
  - Standard 8051 Instruction Set
  - o Dual Data Pointers
  - o 4 Clocks/Instruction
  - 2.5x Average Improvement in Instruction Execution Time over Standard 8051
  - Supports industry standard compilers, assemblers, emulators, and ROM monitors
- DSP Function via MAC
- On-chip Flash Memory
  - o 64Kx8 Program/Storage Memory
  - o 2Kx8 OTPR General Storage Memory Block
  - o Serial Flash Programming Interface
- · On-chip SRAM
  - 1Kx8 Scratch Pad SRAM Mapped into External Memory Space
  - 256x8 SRAM Mapped into Internal Processor RAM
- 2 Full Duplex Asynchronous UARTS
- SPIBus (Master/Slave)
  - 3 Addressable Chip Enable Outputs for Controlling Multiple Slaves (Master Mode)
- 2 General Purpose I/Os
- 3 General Purpose Interrupt Inputs
- 3 General Purpose Timer/Counters
- Power Saving Features
- Power-on Reset with Brown-Out Detect
- Available in both Commercial and Industrial grade versions

FIGURE 2 VERSA1B PINOUT





# **Pin Description**


TABLE 1 PIN OUT DESCRIPTION

PIN	NAME	FUNCTION
1	N/C	No connection (leave pin unconnected)
2	PM	Mode Control Input
3	FTM	Mode Control Input
4	TOIN	Timer 0 Input
5	T1 IN	Timer 1 Input
6	SCL	Prog. interface Clock Input
7	SDA	Prog. interface Bi-directional Data Bus
8	Pup	Put 10K to 100K pull-up to VCC
9	Pdn	Put 10K to 100K pull-down to GND
10	RX1	Asynchronous UART1 Receiver Input
11	TX1	Asynchronous UART1 Transmitter Output
12	VDD	Supply Input
13	CS2-	SPI Chip Enable Output (Master Mode)
14	CS1-	SPI Chip Enable Output (Master Mode)
15	CS0-	SPI Chip Enable Output (Master Mode)
16	SS-	SPI Chip Enable Input (Slave Mode)
17	SCK	SPI Clock (Input in Slave Mode, Output in Master Mode)
18	SDO	SPI Data Output Bus
19	SDI	SPI Data Input Bus
20	INT1-	Interrupt Input (Negative Level Triggered)
21	INT0-	Interrupt Input (Negative Level or Edge Triggered)
22	GND	Ground
23	OSC1	Oscillator Crystal Output
24	OSC0	Oscillator Crystal Input/External Clock Source Input
25	I/O1	Programmable I/O
26	I/O0	Programmable I/O
27	RX0	Asynchronous UART0 Receiver Input
28	TX0	Asynchronous UART0 Transmitter Output
29	T1OUT	Timer 1 Output
30	T0OUT	Timer 0 Output
31	VPP	Flash Programming Voltage Input

PIN	NAME	FUNCTION
32	INT2	Interrupt Input (Pos. Edge Triggered)
33	N/C	No Connection (leave pin unconnected)
34	N/C	No Connection (leave pin unconnected)
35	RES-	Hardware Reset Input
36	N/C	No Connection (leave pin unconnected)
37	VDD	Supply Input
38	N/C	No Connection (leave pin unconnected)
39	N/C	No Connection (leave pin unconnected)
40	N/C	No Connection (leave pin unconnected)
41	N/C	No Connection (leave pin unconnected)
42	N/C	No Connection (leave pin unconnected)
43	N/C	No Connection (leave pin unconnected)
44	GND	Ground

# **Pin Configuration**

### FIGURE 2 VERSA1-B PINOUT









# **Absolute Maximum Ratings**

 $\begin{array}{lll} V_{DD} \text{ to GND} & -0.3V, +6V \\ \text{Digital Input Voltage to GND} & -0.3V, V_{DD} +0.3V \\ \text{Digital Output Voltage to GND} & -0.3V, V_{DD} +0.3V \\ V_{PP} \text{ to GND} & +13V \\ \end{array}$ 

Power Dissipation

 $\begin{tabular}{lll} \bullet & To +75 \end{tabular} & 1000mW \\ \bullet & Derate above +75 \end{tabular} & 100mW/\end{tabular} \\ Operating Temperature range & -40 \end{tabular} & -40 \end{tabular} & -65 \end{tabular} & -65 \end{tabular} & 0.000mW \\ Storage Temperature Range & -65 \end{tabular} & -65 \end{tabular} & -65 \end{tabular} & 0.000mW \\ & -40 \end{tabular} & -65 \end$ 

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **Electrical Characteristics**

TABLE 2 ELECTRICAL CHARACTERISTICS


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>GENERAL CHARACTERISTICS</b> (V <sub>DD</sub> = +5V, V <sub>DDA</sub> = +5V, T <sub>A</sub> = +25 °C, 16MHz input clock, unless otherwise noted.)							
Power Supply Voltage	$V_{DD}$		4.75	5.0	5.5	V	
Power Supply Current	I <sub>DD</sub>		8	-	20	mA	
Flash Programming Voltage	$V_{PP}$			+12		٧	
DIGITAL INPUTS							
Minimum High-Level	V <sub>IH</sub>	$V_{DD} = +5V$		2.0		V	
Input Voltage							
Maximum Low-Level	V <sub>IL</sub>	$V_{DD} = +5V$		8.0		V	
Input Voltage							
Input Current	I <sub>IN</sub>			±0.05		μΑ	
Input Capacitance	C <sub>IN</sub>			5	10	pF	
DIGITAL OUTPUTS							
Minimum High-Level	V <sub>OH</sub>	I <sub>SOURCE</sub> = 4mA		4.2		٧	
Output Voltage							
Maximum Low-Level	V <sub>OL</sub>	I <sub>SINK</sub> = 4mA		0.2		V	
Output Voltage							
Output Capacitance	Соит			10	15	pF	
Tri-state Output Leakage Current	loz				0.25	μΑ	
POWER SUPPLY MONITOR							
V <sub>DD</sub> Trip Point	$V_{TRIP}$			3.75		V	



# **Detailed Description**

The following sections describe the VERSA1-B architecture and peripherals.


#### FIGURE 3 OPERATIONAL DIAGRAM FOR THE VERSA1-B



# **Memory Organization**

The following figure shows the memory organization of the VERSA1-B.

### FIGURE 4 MEMORY ORGANIZATION OF THE VERSA1-B




At power-up/reset code is executed from the 64Kx8 Flash memory mapped into the processor's internal ROM space. An extra 2Kx8 of Secondary Flash memory is mapped into the external data memory space.

Note that 0000–0005h and 0195–0210h are reserved in the OTPR. A 1Kx8 block of SRAM is also mapped into the external data memory of the VERSA1-B. This block can be used as general-purpose scratch pad or storage memory. A 256x8 block of SRAM is mapped to the internal data memory space. This block of RAM is broken into 2 sub-blocks, with the upper block accessible via indirect addressing only, and the lower block accessible via both direct and indirect addressing.


The following figure describes access to the lower block of 128 bytes.

#### FIGURE 5 LOWER BLOCK INTERNAL MEMORY MAP



The SFR (Special Function Register) space is also mapped into the upper 128 bytes of internal data memory space. This SFR space is accessible via direct-access only. The SFR space provides the interface to all the on-chip peripherals. The following figure describes this interface.

### FIGURE 6 SFR SPACE ORGANIZATION





# **Instruction Set**

All VERSA1-B instructions are binary code compatible and perform the same functions that they do in the industry standard 8051. However, the timing of the instruction is different. The following tables describe the instruction sets of the VERSA1-B.

TABLE 3 LEGEND FOR INSTRUCTION SET TABLE

Symbol	Function
Α	Accumulator
Rn	Register R0-R7
Direct	Internal register address
@Ri	Internal register pointed to by R0 or R1 (except MOVX)
rel	Two's complement offset byte
bit	Direct bit address
#data	8-bit constant
#data 16	16-bit constant
addr 16	16-bit destination address
addr 11	11-bit destination address

TABLE 4 VERSA1-B INSTRUCTION SET

Mnemonic	Description	Size (bytes)	Instr. Cycles
Arithmetic instruction	ns	<u>l</u>	
ADD A, Rn	Add register to A		1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add data memory to A	1	1
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @ Ri	Add data memory to A with carry	1	1
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract data memy from A with borrow	1	1
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment data memory	1	1
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement data memory	1	1
INC DPTR	Increment data pointer	1	3
MUL AB	Multiply A by B	1	5
DIV AB	Divide A by B	1	5
DA A	Decimal adjust A	1	1
Logical Instructions			
ANL A, Rn	AND register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND data memory to A	1	1
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate data to direct byte	3	3
ORL A, Rn	OR register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR data memory to A	1	1
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate data to direct byte	3	3
XRL A, Rn	Exclusive-OR register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR data memory to A	1	1
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2

Mnemonic	Description	Size (bytes)	Instr. Cycles
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Compliment A	1	1
SWAP A	Sw ap nibbles of A	1	1
RLA	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RRA	Rotate A right	1	1
RRCA	Rotate A right through carry	1	1
Data Transfer Instruc	ctions		
MOV A, Rn	Move register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move data memory to A	1	1
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to register	1	1
MOV Rn, direct	Move direct byte to register	2	2
MOV Rn, #data	Move immediate to register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move data memory to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to data memory	1	1
MOV @Ri, direct	Move direct byte to data memory	2	2
MOV @Ri, #data	Move immediate to data memory	2	2
MOV DPTR, #data	Move immediate to data pointer	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A  Move external data (A8) to A	1	3
MOVX A @RI	,	1	3
MOVX A, @DPTR MOVX @Ri, A	Move external data (A16) to A  Move A to external data (A8)	1	3
MOVX @NI, A	Move A to external data (A16)	1	
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange A and register	1	1
XCH A, direct	Exchange A and direct byte	2	2
XCH A, @Ri	Exchange A and data memory	1	1
XCHD A, @Ri	Exchange A and data memory nibble	1	1
Branching Instructio			•
ACALL addr 11	Absolute call to subroutine	2	3
LCALL addr 16	Long call to subroutine	3	4
RET	Return from subroutine	1	4
RETI	Return from interrupt	1	4
AJMP addr 11	Absolute jump unconditional	2	3
LJMP addr 16	Long jump unconditional	3	4
SJMP rel	Short jump (relative address)	2	3
JC rel	Jump on carry = 1	2	3
JNC rel	Jump on carry = 0	2	3
JB bit, rel	Jump on direct bit = 1	3	4
JNB bit, rel	Jump on direct bit = 0	3	4
JBC bit, rel	Jump on direct bit = 1 and clear	3	4
JMP @A+DPTR	Jump indirect relative DPTR	1	3
JZ rel	Jump on accumulator = 0	2	3
JNZ rel	Jump on accumulator 1 = 0	2	3
CJNE A, direct, rel	Compare A, direct JNE relative	3	4
CJNE A, #d, rel	Compare A, immediate JNE relative	3	4
CJNE Rn, #d, rel	Compare reg, immediate JNE relative	3	4
CJNE @ Ri, #d, rel	Compare ind, immediate JNE relative	3	4
DJNZ Rn, rel	Decrement register, JNZ relative	2	3
DJNZ direct, rel	Decrement direct byte, JNZ relative	3	4
Miscellaneous Instru	ection		
NOP	No operation	1	1



Datasheet Rev 3.3

# **Special Function Registers**

The Special Function Registers (SFRs) control several of the features of the VERSA1-B. Most of the VERSA1-B SFRs are identical to the standard 8051 SFRs. However, there are additional SFRs that control features that are not available in the standard 8051.

TABLE 5 SPECIAL FUNCTION REGISTERS

SFR Register	SFR Adrs	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Value
SP	81h	-	-	-	-	-	-	-	-	0000 0111b
DPL0	82h	-	-	-	-	-	-	-	-	0000 0000b
DPH0	83h	-	-	-	-	-	-	-	-	0000 0000b
DPL1	84h	-	-	-	-	-	-	-	-	0000 0000b
DPH1	85h	-	-	-	-	-	-	-	-	0000 0000b
DPS	86h	0	0	0	0	0	0	0	SEL	0000 0000b
PCON	87h	SMOD0	0	1	1	GF1	GF0	0	0	0011 0000b
TCON	88h	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000 0000b
TMOD	89h	GATE	C/!T	M1	M0	GATE	C/IT	M1	M0	0000 0000b
TL0	8Ah	-	-	-	-	-	-	-	-	0000 0000b
TL1	8Bh	-	-	-	-	-	-	-	-	0000 0000b
TH0	8Ch	-	-	-	-	-	-	-	-	0000 0000b
TH1	8Dh	-	-	-	-	-	-	-	-	0000 0000b
CKCON	8Eh	0	0	T2M	T1M	TOM	0	0	1	0000 0001b
SPC_FNC	8Fh	0	0	0	0	0	0	0	WRS	0000 0000b
EXIF	91h	-	-	IE3	IE2	1	0	0	0	0000 1000b
MPAGE	92h	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	0000 0000b
SCON0	98h	SM0_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI_0	0000 0000b
SBUF0	99h	-	-	-	-	-	-	-	-	0000 0000b
IE	A8h	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0	0000 0000b
SPICTRL	B4h	0	0	SPICSS_1	SPI_CSS_0	SPIMCLK_1	SPIMCLK_0	SPICLKP	SPIMA_SL	0000 0000b
SPIRX	B5h	-	-	-	-	-	-	-	-	0000 0000b
SPITX	B6h	-	-	-	-	-	-	-	-	0000 0000b
SPIIE	B7h	0	0	0	0	0	SPIRXOVIE	SPIRXD AIE	SPITXEMPIE	0000 0000b
IP	B8h	1	0	0	PS0	PT1	PX1	PT0	PX0	1000 0000b
IOCTRL	BAh	0	0	0	0	IODIRCTRL1	IOOUT1	IODIRCTRL0	IOOUT0	0000 0000b
IOREAD	BBh	0	0	0	0	0	0	IOREAD1	IOREAD0	0000 0000b
SPIINTSTAT	BCh	0	0	0	0	0	SPIRXOV	SPIRXDA	SPITXEMP	0000 0000b
SPIRXOVC	BDh	X_7	X_6	X_5	X_4	X_3	X_2	X_1	X_0	0000 0000b
SCON1	C0h	SM0_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1	0000 0000b
SBUF1	C1h	-	-	-	-	-	-	-	-	0000 0000b
MACACC0*	C4h	-	-	-	-	-	-	-	-	0000 0000b
MACACC1*	C5h	-	-	-	-	-	-	-	-	0000 0000b
MACACC2*	C6h	-	-	-	-	-	-	-	-	0000 0000b
MACACC3*	C7h	-	-	-	-	-	-	-	-	0000 0000b
T2CON	C8h	TF2	FIRQT2	RCLK	TCLK	0	TR2	0	-RL2	0000 0000b
RCAP2L	CAh	-	-	-	-	-	-	-	-	0000 0000b
RCAP2H	CBh	-	-	-	-	-	-	-	-	0000 0000b
TL2	CCh	-	-	-	-	-	-	-	-	0000 0000b
TH2	CDh	-	-	-	-	-	-	-	-	0000 0000b
PSW	D0h	CY	AC	F0	RS1	RS0	OV	F1	Р	0000 0000b



SFR Register	SFR Adrs	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Value
S1ACTIVATEL	D7h	S1 EN	-	-	-	-	-	-	-	0000 0100b
EICON	D8h	SMOD1	1	EPFI	PFI	INT2	0	0	0	0100 0000b
Reserved	D9h	-	-	-	-	-	-	-	-	0000 0000b
Reserved	DAh	-	-	-	-	-	-	-	-	1111 1111b
Reserved	DBh	-	-	-	-	-	-	-	-	1111 1111b
Reserved	DCh	-	-	-	-	-	-	-	-	1111 1111b
Reserved	DDh	-	-	-	-	-	-	-	-	0000 0000b
Reserved	DEh	-	-	-	-	-	-	-	-	0000 0000b
Reserved	DFh	-	-	-	-	-	-	-	-	0000 0000b
ACC	E0h	-	-	-	-	-	-	-	-	0000 0000b
INTSRC	E4h	-	-	-	-	-	-	-	-	0000 0000b
CLKDIV	E5h	0	0	0	0	DIVCTL_2	DIVCTL_1	DIVCTL_0	NORMSPD	0000 0000b
MACA0*	E6h	-	-	-	-	-	-	-	-	0000 0000b
MACA1*	E7h	-	-	-	-	-	-	-	-	0000 0000b
EIE	E8h	1	1	1	EIE2	0	0	EX3	EX2	1110 0000b
MACRES0**	Eah	-	-	-	-	-	-	-	-	0000 0000b
MACRES1**	Ebh	-	-	-	-	-	-	-	-	0000 0000b
MACRES2**	ECh	-	-	-	-	-	-	-	-	0000 0000b
MACRES3**	EDh	-	-	-	-	-	-	-	-	0000 0000b
MACB0*	Eeh	-	-	-	-	-	-	-	-	0000 0000b
MACB1*	Efh	-	-	-	-	-	-	-	-	0000 0000b
В	F0h	-	-	-	-	-	-	-	-	0000 0000b
EIP	F8h	1	1	1	PEI2	0	0	PEX3	PEX2	1110 0000b

Notes: \*These registers are write only, \*\*These registers are read only

**Datasheet Rev 3.3** 



# **Peripheral Interfaces**

# **Dual Data Pointers**

The VERSA1-B employs dual data pointers to accelerate data memory block moves. The standard 8051 data pointer (DPTR) is a 16-bit value used to address external data RAM or peripherals. The VERSA1-B maintains the standard data pointer as DPTR0 at SFR locations 82h and 83h. It is not necessary to modify the code to use DPTR0.

# **Timers/Counters**

The VERSA1-B includes three timer/counters (Timer 0, Timer 1 and Timer 2). Timer 0 and Timer 1 can operate as either a timer with a clock rate based on the system clock, or as an event counter clocked by the T0IN (Timer 0) and T1IN (Timer 1). Timer 2 can only operate in 16-bit timer mode. It can serve as serial port baud rate generator.

Each timer/counter consists of a 16-bit register that is accessible by software as two SFRs:

- Timer 0 -TL0 and TH0
- Timer 1 -TL1 and TH1
- Timer 2 -TL2 and TH2

# Timers 0 and 1

Timers 0 and 1 each operate in four modes, as controlled through the TMOD SFR and the TCON SFR. The four modes are:

- 13-bit timer/counter (mode 0)
- 16-bit timer/counter (mode 1)
- 8-bit counter with auto-reload (mode 2)
- Two 8-bit counters (mode 3)

### Mode 0

Mode 0 operation is the same for Timer 0 and Timer 1. In mode 0, the timer is configured as a 13-bit counter that uses bits 0-4 of TL0 (or TL 1) and all 8 bits of TH0 (or TH1). The timer enable bit (TR0/TR1) in the TCON SFR starts the timer. The C/!T bit selects the timer/counter clock source, clk or T0IN/T1IN.

When the 13-bit count increments from 1FFFh (all ones), the counter rolls over to all zeros, the TF0 (or TF1) bit is set in the TCON SFR, and the T0OUT (or T1OUT) pin goes high for one clock cycle.

The upper 3 bits of TL0 (or TL1) are indeterminate in mode 0 and must be masked when the software evaluates the register.

#### Mode1

Mode 1 operation is the same for Timer 0 and Timer 1. In mode 1, the timer is configured as a 16-bit counter. The counter rolls over to all zeros (0000h) upon surpassing FFFFh. Otherwise, mode 1 operation is the same as mode 0.

#### Mode 2

Mode 2 operation is the same for Timer 0 and Timer 1. In mode 2, the timer is configured as an 8-bit counter, with automatic reload of the start value. The LSB register (TL0 or TL1) is the counter and the MSB register (TH0 or TH1) stores the reload value.

The Mode 2 counter control is the same as for mode 0 and mode 1. However, in mode 2, when TLn surpasses FFh, the value stored in THn is reloaded into TLn.

### Mode 3

In mode 3, Timer 0 operates as two 8-bit counters and Timer 1 stops counting and holds its value.

### Timers 0, 1, 2 Rate Control

The default timer clock scheme for the VERSA1-B timers is 12 *clk* cycles per increment, the same as in the standard 8051. However, applications that require fast timing can set the timers to increment every 4 *clk* cycles by setting bits in the Clock Control register CKCON.

The CKCON bits that control the timer clock rates are:

CKCON bit	Counter/Timer
5	Timer 2
4	Timer 1
3	Timer 0



### Timer 2

Timer 2 runs only in 16-bit modes and offers the following functionalities:

- 16-bit timer
- 16-bit auto-reload timer
- 16-bit precision Baud rate generator

Using Timer 2 as a baud rate generator for serial port 0, permit much more flexibility of baud rate adjustment.

### **Timer 2 16-bit Timer Modes**

In timer modes, clocking of Timer 2 is only possible through system clock divided by 4 or by 12 depending of T2M bit value. For this reason, T2 bit must be always set to 0. There is no output pin for Timer 2. Setting TR2 bit permit to start Timer 2.

When the Timer 2 count overflows from FFFFh, the TF2 flag is set, raising a Timer 2 interrupt if enabled.

When -RL2 = 0, Timer 2 is configured for the auto-reload mode. When the count increments from FFFFh, Timer 2 sets the TF2 flag and the starting value is reloaded into TL2 and TH2 from RCAP2L and RCAP2H registers.

### **Timer 2 Baud Rate Generator Mode**

Setting either RCLK or TCLK to 1 configures Timer 2 to generate baud rates for Serial Port 0 in serial mode 1 or 3. In baud rate generator mode, Timer 2 functions in auto-reload mode. However, instead of setting the TF2 flag, the counter overflow generates a shift clock for the serial port function. In this mode, the overflow causes the preloaded start value in the RCAP2L and RCAP2H registers to be reloaded into the TL2 and TH2 registers. When either TCLK = 1 or RCLK = 1, Timer 2 is forced into auto-reload operation.

When operating as a baud rate generator, Timer 2 does not set the TF2 bit and the counter time base in baud rate generator mode is clk/2.

# **UARTO & UART1 Serial Interfaces**

The VERSA1-B provides two serial ports: Serial Port 0 and Serial port 1.

Both serial ports operate in full duplex asynchronous mode. The VERSA1-B buffers receive data in a holding register, enabling the UART to receive an incoming word before the software has read the previous value.

To use the serial port1 the S1EN bit of the S1ACTIVATEL Control Register (SFR D7h) must be cleared. This is done by writing 00h into this register.

The clock source for serial port 0 can be provided by Timer 1 or Timer 2. In the case of serial port 1, only Timer 1 can be used as the clock source.

It is possible to use an external clock source to drive Timer 0 and Timer 1 through T0IN and T1IN pin respectively.

### Serial port Interrupt mapping

Both serial ports 0 and serial port 1 have a dedicated interrupt line that allow the processor to be interrupted upon the completion of a byte transmission or reception. When such an interrupt takes place, the software must check the status of the RI and TI bits of the appropriate SCON register to determine the source of the interrupt (transmission end or reception)

Table 6: Interrupt vectors of serial port  $\boldsymbol{0}$  and serial port  $\boldsymbol{1}$ 

Interrupt	Interrupt Vector
Serial port 0 Rx & Tx	23h
Serial port 1 Rx & Tx	3Bh

#### Mode 1

Mode 1 provides standard asynchronous, full-duplex communication, using a total of 10 bits: 1 start bit, 8 data bits, and 1 stop bit. For receive operations, the stop bit is stored in RB8\_0 (or RB8\_1). Data bits are received and transmitted LSB first

### Mode 1 Baud Rate Using Timer 1

The mode 1 baud rate is a function of timer overflow. Both Serial Ports can use Timer 1 to generate baud rates. Each time the timer increments from its maximum count, a clock is sent to the baud rate circuit. The clock is then divided by 16 to generate the baud rate. When using Timer 1, the SMOD0/1 bit selects whether or not to divide the Timer 1 rollover rate by 2. Therefore, when using Timer 1, the baud rate is determined by the equation:

Baud Rate = 
$$\frac{2^{SMOD0/1}}{32}$$
 x Timer 1 Overflow

For serial port 0 use SMOD0 (SFR bit PCON.7)
For serial port 1 use SMOD1 (SFR bit EICON.7)

To use Timer 1 as the baud rate generator, it is best to use Timer 1 in mode 2 (8-bit counter with auto-reload), although any counter mode can be used. In this mode, the lower 8 bits of Timer 1 serve as a counter whose overflow serves to provide time base for the serial port baud rate generator. When an overflow occurs the value stored in TH1 (the upper 8 bits of Timer 1) is put back into the lower 8 bits of Timer 1. **Table 4** shows the formulas to calculate the baud rate or TH1 register value when using Timer 1 in mode 2:

TABLE 7 – EQUATION TO CALCULATE BAUD-RATE OR TIMER 1 RELOAD VALUE (IN MODE 1)

For TM1 = 0 (standard mode)
Baud Rate = $2^{SMOD0/1}$ x <u>clk</u>
32 12 x (256 –TH1)
TH1 = $256 - 2^{SMOD0/1} \times clk$
384 x Baud Rate
For TM1 = 1 (Fast Mode)
Baud Rate = $2^{SMOD0/1}$ x <u>clk</u>
32 4 x (256 – TH1)
TH1 = $256 - 2^{SMOD0/1} \times clk$
128 x Baud Rate

\*Where clk = system clock which is Fosc / 2 (clk divider = reset value)



### Mode 1 Baud Rate Using Timer 2

### (Serial Port 0 only)

Timer 2 can be used to generate baud rates for serial port 0 only. When used as the baud rate generator Timer 2 increment rate is defined as clk/2. Each time Timer 2 overflows, a clock pulse is sent to the serial port interface. This clock is then divided by 16 to generate the baud rate.

To use Timer 1 as the baud rate generator, it is best to use Timer 2 in 16-bit auto-reload. The 16-bit Timer 2 reload value is stored in the RCAP2H and RCAP2L registers.

Table 8 – Equations to calculate baud-rate or Timer  $2\,$  reload value

\*Where clk = system clock which is Fosc / 2 (clk divider = reset value)

Having 16-bit resolution for baud rate adjustment, permits wider baud rate adjustment for a given oscillator frequency

### Mode 2

Mode 2 provides asynchronous, full-duplex communication, using a total of 11 bits: 1 start bit, 8 data bits, a programmable 9th bit, and 1 stop bit. The data bits are transmitted and received LSB first. For transmission, the 9th bit is determined by the value in TB8\_0 (or TB8-1). To use the 9th bit as a parity bit, move the value of the P bit (SFR PSW.0) to TB8\_0 (or TB8\_1).

The mode 2 baud rate is either clk/32 or clk/64, as determined by the SMOD0 (or SMOD1) bit. The formula for the mode 2 baud rate is:

Baud Rate = 
$$\frac{2^{SMOD0} \times clk}{64}$$

\*Where clk = system clock (which is Fosc /2)

Mode 2 operation is identical to the standard 8051.

### Mode 3

Mode 3 provides asynchronous, full-duplex communication, using a total of 11 bits: 1 start bit, 8 data bits, a programmable 9th bit, and 1 stop bit. The data bits are transmitted and received LSB first.


The mode 3 transmit and receive operations are identical to mode 2. The mode 3 baud rate generation is identical to mode 1. That is, mode 3 is a combination of mode 2 protocol and mode 1 baud rate. Mode 3 operation is identical to that of the standard 8051 when Timers 1 and 2 use *clk/12* (the default).




# **SPI Interface**

The VERSA1-B SPI interface can operate as a master or slave device. In master mode, there are an additional 3 chip enable signals that can be used to allow 3 slave devices to share the SPI bus. The SPI interface is not affected by the clock divider. **Figure 10** describes the SPI bus timing:

### FIGURE 9 SPI PIN INTERFACE



### FIGURE 10 SPI SLAVE/MASTER MODE TIMING



The following describes the SFR interface to the SPI control registers.

TABLE 32 SPI CONTROL REGISTER - SFR B4H

Bit	Mnemonic	Function
7-6	Not Used	
5-4	CSSB [1:0]*	In master mode, this controls which chip enable is active during the SPI transfer.  CSSB CS2 CS1 CS0  00b 1 1 0  01b 1 0 1  10b 0 1 1  11b 1 1 1
3-2	MCLK [1:0]	In master mode, this signal is used to select the clock speed of the SPI's clock (SCK)  MCLK[1:0] SCK (DIVIDE RATIO)  00b External Clock + 8  01b External Clock + 16  10b External Clock + 32  11b External Clock + 64
1	SPICLKP	In slave or master mode, this signal controls the polarity of the SPI clock.
0	SPIMA_SL	When set to 0, the SPI will function as a slave device. When set to 1, the SPI will function as a master.
1		

#### TABLE 33 SPI REC EIVE REGISTER - SFR B5H

Bit #	Mnemonic	Function
7-0	SPIRX [7:0]	This register is used to read the receive data from the SPI interface.

### TABLE 34 SPI TRANSMIT REGISTER - SFR B6H

I	Bit	Mnemonic	Function
	7-0	SPITX [7:0]	Data written to this register will be transmitted out to the SPI bus.

#### TABLE 35 SPI INTERRUPT ENABLE REGISTER - SFR B7H

Bit	Mnemonic	Function
7-3	Not Used	
2	SPIRXOVIE	When set to 1, this signal enables the receiver overrun interrupt to the processor.
1	SPIRXDAIE	When set to 1, this signal enables the receiver data available interrupt to the processor.
0	SPITXEMPIE	When set to 1, this signal enables the transmitter empty interrupt to the processor.

#### TABLE 36 SPI INTERRUPT STATUS REGISTER - SFR BCH

	ı	
Bit	Mnemonic	Function
7-3	Not Used	
2	SPIRXOV	When set to 1, this signal indicates that the data in the SPI Receive register has been over-written.
1	SPIRXDA	When set to 1, this signal indicates that an SPI transaction has occurred and there is data available in the SPI Receive register.
0	SPITXEMP	When set to 1, this signal indicates that the SPI Transmit register is empty and is ready to receive data to be transmitted.

### TABLE 37 SPI REC EIVER OVERRUN CLEAR - SFR BDH

I	Bit	Mnemonic	Function
	7-0	SPIRXOVC	A write to this register will clear the SPIRXOV. Data written is a don't care.




# **MAC**

The VERSA1-B includes a multiply-accumulator that can be used to significantly speed up arithmetic operations. This block allows the following calculation to be done:

### (MACA \* MACB) + MACACC = MACRESULT

Where MACA (multiplier), MACB (multiplicand), MACACC (accumulate) and MACRESULT (result) are 16, 16, 32 and 32 bits, respectively.

Figure 12: MAC Connection to the processor



# Using the MAC

All arguments of the MAC block are all mapped into the SFR data space in byte-wise fashion, the processor must move each sub byte of each of the MACA, MACB and MACACC fields to the corresponding byte address. Once this is done, the processor can immediately read back the result in the byte fields of the MACRES.

### Please note that the

- MACA, MACB and MACACC sets of registers are Write Only
- MACRESULT sets of registers are Read Only

The following tables describe the SFR interface to the MAC registers.

TABLE 46 MACA LSB REGISTER - SFR E6H

Bit	Mnemonic	Function
7-0	MACA0 [7:0]	Lower 8 bits of the multiplier.

### TABLE 47 MACA MSB REGISTER - SFR E7H

	Bit	Mnemonic	Description
ſ	7-0	MACA1[15:8]	Upper 8 bits of the multiplier.

**Note:** MACA1 & MACA0 make up the full 16-bit MACA [15:0] argument.

### TABLE 48 MACB LSB REGISTER - SFR EEH

Bit	Mnemonic	Function
7-0	MACB0 [7:0]	Lower 8 bits of the multiplicand.

#### TABLE 49 MACB MSB REGISTER - SFR EFH

Bit	Mnemonic	Function
7-0	MACB1 [15:8]	Upper 8 bits of the multiplicand.

**Note:** MACB1 [7:0] & MACB0 [7:0] make up the full 16-bit MACB [15:0] argument.

### TABLE 50 MACACC LSB REGISTER - SFR C4H

Bit	Mnemonic	Function
7-0	MACACC0	Least Significant Byte of the
	[7:0]	accumulator argument.

#### TABLE 51 MACACC UPPER BYTE OF THE LSDW REGISTER - SFR C5H

Bit	Mnemonic	Function
7-0	MACACC1	Upper byte of the Least Significant Data
	[15:8]	Word of the accumulator argument.

#### TABLE 52 MACACC LOWER BYTE OF THE MSDW REGISTER - SFR C6H

Bit	Mnemonic	Function
7-0	MACACC2	Lower byte of the Most Significant Data
	[23:16]	Word of the accumulator argument.

### TABLE 53 MACACC MSB REGISTER - SFR C7H

Bit	Mnemonic	Function	
7-0	MACACC3	Most Significant Byte of the	
	[31:24]	accumulator argument.	

Note: MACACC3, MACACC2, MACACC1 & MACACC0 registers make up the full 32 bits of the MACACC [31:0] argument.

### TABLE 54 MACRES ULT LSB REGISTER - SFR EAH

Bit	Mnemonic	Function	
7-0	MACRES0	Least Significant Byte of the result.	
	[7:0]		

# Table 55 MACRESULT Upper Byte of the LSDW Register - SFR EBH

I	Bit	Mnemonic	Function	
	7-0	MACRES1	Upper byte of the Least Significant Data	
		[15:8]	Word of the result.	

# Table 56 MACRESULT Lower Byte of the MSDW Register - SFR ECH

Bit	Mnemonic	Function	
7-0	MACRES2 [23:16]	Lower byte of the Most Significant Data Word of the result.	

### TABLE 57 MACRESULT\_HI\_HI REGISTER - SFR EFH

Bit	Mnemonic	Function
7-0	MACRES3	Most Significant Byte of the result.
	[31:24]	

**Note:** MACRES3, MACRES2, MACRES1 & MACRES0 make up the full 32 bits of the MACRES [31:0] argument.



# **General Purpose I/O**

There are 2 general purposes, digital I/Os on the VERSA1-B. These can be set as inputs or outputs via software control. The following describes the SFR interface to the I/O control block.

TABLE 58 I/O CONTROL REGISTER - SFR BAH


Bit	Mnemonic	Function
7-4	Not Used	
3	DIRCTRL1	When set to 1, this signal configures I/O1 as an output. If set to 0, it is configured as an input.
2	IOOUT1	When I/O1 is configured as an output, setting this bit to 1 will drive a logic high on the I/O1 pin. Setting this bit to a 0 will drive a logic 0 on the I/O1 pin.
1	DIRCTRL0	When set to 1, this signal configures I/O0 as an output. If set to 0, it is configured as an input.
0	IOOUT0	When I/O0 is configured as an output, setting this bit to 1 will drive a logic high on the I/O0 pin. Setting this bit to a 0 will drive a logic 0 on the I/O0 pin.

TABLE 59 I/O READ BACK REGISTER - SFR BBH

Bit	Mnemonic	Function	
7-2	Not Used		
1	IOREAD1	This provides a read back of the logic level at pin I/O1	
0	IOREAD0	This provides a read back of the logic level at pin I/O0	

The following figure describes the general purposes I/O signals and their relationship with the I/O related registers.

FIGURE13 GENERAL PURPOSE I/O BLOCK DIAGRAM



# **Programming Interface**

The programming interface of the VERSA1-B is slave based and have has 2 specific functions:

- Program the on chip flash memory
- Act as a port where all on-chip peripherals (except MCU) can be accessed for tests or in cases where only the peripherals of the VERSA1-B are needed.

# **Clock Control Circuitry**

The VERSA1-B clock control circuitry provides the ability to slow down or completely shut off the on-board clocks that drive all the digital logic. This is useful for applications that require low power operation. In addition to this, there is also a feature whereby if the clock have been turned off or slowed down and an interrupt occurs that is associated with specific on-board peripherals, then the clock will return to running at the full speed until the interrupt is cleared. The interrupts associated with this mechanism are:

- ADC
- SPI (through intperiph\_n)
- External INT0-
- External INT1-
- External INT2

The following describes the SFR interface to the clock control circuitry.

TABLE 60 CLOCK DIVIDER CONTROL REGISTER - SFR E5H

Bit	Mnemonic	Function
7-4	Not Used	
3-1	DIVCTL[2:0]*	This signal controls the digital logic clock speed.
0	NORMSPD	When set to 1, upon detection of an interrupt, the digital logic clock speed will return to the maximum until the associated interrupt is cleared.


<sup>\*</sup> The following table describes the relationship between the external clock frequency and the system clock that drives the internal processor and logic as controlled by DIVCTL [2:0].

TABLE 61 RESULTS OF DIVCTL SETTINGS

DIVCTL[2:0]	Internal Clock	System Clk for Ext Clock = 16MHz
000b	Ext Clock ÷ 2	8 MHz
001b	Ext Clock ÷ 4	4 MHz
010b	Ext Clock ÷ 8	2 MHz
011b	Ext Clock ÷ 16	1 MHz
100b	Ext Clock ÷ 32	500 kHz
101b	Ext Clock ÷ 64	250 kHz
110b	Ext Clock ÷ 128	125 kHz
111b	0MHz	0 Hz

The following figure describes the internal clock timing relationship when an interrupt occurs and is cleared when NORMSPD bit is set to 1.

Figure 14 Clock Timing When an Interrupt Occurs





# Interrupts

The VERSA1-B is a highly integrated device incorporating a vast numbers of peripherals for which a comprehensive set of 10 interrupts sources ease systems program development. Nearly all actives peripherals in the VERSA1-B are able to generate a specific interrupt that can provide a feedback to the MCU core that an event has occurred or a task is completed.

The following table summarize the interrupt sources, natural priority and associated interrupt vector

TABLE 62 INTERRUPT SOURCES, VECTORS AND NATURAL PRIORITIES.

IRQ	Description	Priority	Vector
intperiph_n	SPI interrupt. Internal. Active low and configurable as edge-or level-sensitive. It is recommended that Intperiph_n interrupt be configured as level-sensitive, active low.	1	03h*
TF0	Timer 0 interrupt. Parts of VERSA1-B MCU.	2	0Bh
INT1-	External interrupt 1, configurable as edge or level sensitive, active low.	3	13h
TF1	Timer 1 interrupt. Parts of VERSA1-B MCU.	4	1Bh
TI_0 or RI_0	Serial Port 0 transmit or receive. Parts of VERSA1-B MCU.	5	23h
TF2 or EXF2	Timer 2 interrupt. Parts of VERSA1-B MCU.	6	2Bh
Tl_1 or Rl_1	Serial Port 1 transmit or receive. Parts of VERSA1-B MCU.	7	3Bh
INT0-	External interrupt 0, edge sensitive, active low	9	4Bh
INT2	External interrupt 2, edge sensitive, active high	10	63h

Figure 15 describes the VERSA1-B interrupt system architecture. Note that SPI interface uses the intperiph\_n interrupt vector. The VERSA1-B includes an interrupt priority encoder for these interrupts. Therefore upon activation of intperiph\_n, the processor, in its interrupt service routine, can read from the Interrupt Source register (SFR E4h) in order to make a decision on which interrupt to deal with first.

Table 63 describes the SPI interrupt source and priority and the corresponding value read back from the Interrupt Source Register.





### FIGURE 15 INTERRUPT CONNECTION DIAGRAM




TABLE 63 PRIORITIES FOR INTERRIPH\_N INTERRUPT AND INTERRUPT SOURCE REGISTER (SFR E4H) ASSOCIATED VALUE.

Interrupt Source	Priority	Value Read
SPIRX OVER RUN	1	01h
SPITX EMPTY	2	03h
SPI RX DATA AVAIL	3	05h
NO INTERRUPTS	-	00h

## Reset

The VERSA1-B provides two resets, por\_n and RES-. por\_n is the power-on reset which is generated internally by the Power-On-Reset/Brown-Out device. RES- provides the functionality of the standard 8051 RST input.

For either reset source, the VERSA1-B remains in the reset state until the reset signal is removed. The internal RAM is not affected by either por\_n or RES-. When the activated reset signal is removed, the VERSA1-B exits the reset state and begins program execution at the standard reset vector address 0000h.

### Power On Reset

The internal *por\_n* input will be driven low for at least 10ms to ensure proper initialization.

### **Standard Reset**


RES- provides the same functionality as the standard 8051 RST input, with inverse polarity. RES- must be asserted (active low) for at least 2 instruction cycles (8 system clk cycles). Shorter pulses on RES- might be ignored.

Datasheet Rev 3.3

**Package Information** 

The VERSA1-B is available in the industry standard QFP-44 pins package.

FIGURE 16 VERSA1-B PACKAGE PARAMETERS



Stand-off	A1	0.25 to 0.50
Body thickness	A2	2.00 max
Lead length	L1	1.60
Lead width	b	0.35
Lead thickness	-	0.17
Lead pitch	е	0.8
Body size	D1	10
Body size	E1	10

# **Ordering Information**

Goal Part Number	Package	Operating Voltage	Temperature Range	Speed
VRS1001B-QAC20	QFP-44	4.75V – 5.5V	0 ℃ to +70 ℃	20MHz
VRS1001B-QAl20	QFP-44	4.75V – 5.5V	-40℃ to +85℃	20MHz

# **Disclaimers**

**Right to make change -** Goal Semiconductor reserves the right to make changes to its products - including circuitry, software and services - without notice at any time. Customers should obtain the most current and relevant information before placing orders.

Use in applications - Goal Semiconductor assumes no responsibility or liability for the use of any of its products, and conveys no license or title under any patent, copyright or mask work right to these products and makes no representations or warranties that these products are free from patent, copyright or mask work right infringement unless otherwise specified. Customers are responsible for product design and applications using Goal Semiconductor parts. Goal Semiconductor assumes no liability for applications assistance or customer product design.

Life support – Goal Semiconductor products are not designed for use in life support systems or devices. Goal Semiconductor customers using or selling Goal products for use in such applications do so at their own risk and agree to fully indemnify Goal Semiconductor for any damages resulting from such applications.