CMOS SINGLE-COMPONENT 8-BIT MICROCOMPUTER

☐ FEATURES

- 8 bit CPU optimized for control applications.
- Power control modes.
- Pin-to-pin compatible with intel's 80C51/ 80C31
- o 60C51 Low power mask programmable ROM
- 60C31 Low power CPU only
- 64K Program Memory Space, Data Memory space
- o 32 programmable I/O Lines.
- Two 16 Bit Timer/counters.
- High performance CMOS process.
- 5 interrupt sources.
- 2 Level Programmable serial port.
- \circ 3.5 to 12MHz $ilde{a}$ 5V \pm 20%

☐ MAXIMUM RATINGS

○ Ambient temperature under Bias ;0°C ~ +70°C

Storage temperature

;-65℃~+150℃

Voltage on any pin to Vss


 $:-0.5 \lor \sim \lor \infty + 0.5 \lor$

Maximum I_{oL} per I/O pin


;15mA

Power dissipation

;1Watt



☐ BLOCK DIAGRAM




☐ DESCRIPTION

The DAEWOO 60C31/60C51 is a high-performance micro controller fabricated with DAEWOO high-density CMOS technology. The DAEWOO CMOS technology combines the high speed and density characteristics of MOS with the low power attributes of CMOS.

The 60C51 contains a 4K × 8 ROM, a 128 × 8 RAM, 32 I/O lines, two 16-bit counter/timers, a five-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communication, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device has tow software selectable modes of power reduction idle mode and powerdown mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning.

PIN CONFIGURATION



PIN DESCRIPTION

Vcc: PIN 40(40DIP), PIN44(44PLCC)

Supply voltage during normal, Idle and Power down operations.

Vss: PIN20(40DIP), PIN22(44PCC)

Circuit ground.

Port 0: PIN32~39(40DIP), PIN36~43(44PLCC)

Port 0 is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data memory.

In this application it uses strong internal pullups when emitting 1's

☐ PIN DESCRIPTION (Continued)

Port 1: PIN 1~8(40DIP), PIN2~9(44PLCC)

Port 1 is an 8-bit bidirectional I/O port with internal pullups.

Port 1 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current because of the internal pullups.

Port 2: PIN 21~28(40DIP), PIN24~31(44PLCC)

Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as input. As inputs, Port 2 pins that are externally being pulled low will source current because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @ DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @ Ri), Port2 emits the contents of the P2 Special Function Register.

Port 3: PIN 10~17(40DIP), PIN 13~19(44PLCC)

Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current because of the pullups.

Port 3 also serves the function of various special feature of the MCS-51 Family, as listed below:

Port PIN	PIN NO.	Alternate Function
P 3.0	10	RxD(Serial input port)
P 3.1	. 11	TxD(Serial output port)
P 3.2	12	INTO(external interrupt 0)
P 3.3	13	INT1 (external interrupt 1)
P 3.4	14	T0(Timer 0 external input)
P 3.5	15	T1(Timer 1 external input)
P 3.6	16	WR(external data memory write strobe)
P 3.7	17	RD(external data memory read strobe)

RST: PIN9(40DIP), PIN10(44PLCC)

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

An internal diffused resistor to Vss permits Power-On reset using only an external capacitor to Vcc.

☐ PIN DESCRIPTION (Continued)

ALE: PIN30(40DIP), PIN33(44PLCC)

Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory.

In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes.

Note; however, that one ALE pulse is skipped during each access to external Data Memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX instruction. Otherwise, the pin is weakly pulled high.

PSEN: PIN29(40DIP), PIN32(44PLCC)

Program Store Enable is the read strobe to external Program Memory. When the 60C51 is executing code from external Program Memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external Data Memory. <u>PSEN</u> is not activated during fetches from internal program memory.

EA: PIN31(40DIP), PIN35(44PLCC)

External Access enable. EA must be strapped to Vss in order to enable the device to fetch code from external Program Memory locations starting at 0000H up to FFFFH. If EA is strapped to Vcc the device executes from internal Program Memory unless the program counter contains an address greater than 0FFFH.

XTAL1: PIN19(40DIP), PIN21(44PLCC)

Input to the inverting oscillator amplifier and input to the internal clock generator circuits.

NC: PIN1, 12, 23, 34(44PLCC)


Non connection pins.

☐ PIN DESCRIPTION (Continued)

XTAL2: PIN18(40DIP), PIN20(44PLCC)

Output from the inverting oscillator amplifier

Crystal Oscillator



☐ IDLE MODE

In the ldle mode, the CPU puts itself to sleep while all the on chip peripherals stay active. The instruction that invokes the ldle mode is the last instruction executed in the normal operating mode before ldle mode is activated. The content of the on-chip RAM and all the Special Function Registers remain intact during this mode. The Idle mode can be terminated either by any enabled interrupt, at which time the process is picked up at the interrupt service routine and continued, or by a hardware reset which starts the processor the same as a power on reset.

POWER DOWN MODE

In the Power Down mode the oscillator is stopped, and the instruction that invokes Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

The only exit from Power Down is a hardware reset. Reset redefines the SFRs but does not change the onchip RAM. The reset should not be activated before Vcc is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

☐ POWER DOWN MODE (Continued)

The control bits for the reduced power modes are in the Special Function Register PCON.

Table. Status of the external pins during Idle and Power Down modes.

Program Memory	ALE	PSEN	RORT 0	PORT 1	PORT 2	PORT 3		
Internal	1	1	Data	Data	Data	Data		
External	1	1	Float	Data	Address	Data		
Internal	0	0	Data	Data	Data	Data		
External	0	0	Float	Data	Data	Data		
	Memory Internal External Internal	Memory ALE Internal 1 External 1 Internal 0	Memory ALE PSEN Internal 1 1 External 1 1 Internal 0 0	Memory ALE PSEN RORT 0 Internal 1 1 Data External 1 1 Float Internal 0 0 Data	Memory ALE PSEN RORT 0 PORT 1 Internal 1 1 Data Data External 1 1 Float Data Internal 0 0 Data Data	MemoryALEPSENRORT 0PORT 1PORT 2Internal11DataDataDataExternal11FloatDataAddressInternal00DataDataData		

☐ ELECTRICAL CHARACTERISTICS (DC)

 $(T_a = 0^{\circ}C \sim 70^{\circ}C \text{ or } -40^{\circ}C \sim 85^{\circ}C, V\infty = 5V \pm 20\%, Vss = 0V)$

SYMBOL	PARAMETER	TEST				
		CONDITIONS	MIN	TYP	MAX	UNIT
V _{IL.}	Input low voltage, except EA		-0.5		0.2∨∞−0.1	V
V _{IL1}	Input low voltage to EA		0		0.2∨∞−0.3	V
V _H	Input high voltage, except XTAL1, RST		0.2∨∞+0.9		V∞+0.5	V
Virij	Input high voltage to XTAL1, RST		0.7∨∞		V∞+0.5	V
V _{OL}	Output low voltage to ports 1, 2, 3	I _{OL} = 1.6mA			0.45	V
V _{OL1}	Output low voltage to port 0, ALE, PSEN	$I_{OL} = 3.2 \text{mA}$			0.45	V
Vон	Output high voltage to ports 1, 2, 3, ALE, PSEN	$I_{OH} = -60 \mu A$	2.4			٧
		$I_{OH} = -25\mu A$	0.75∨∞	6.		V
		$I_{OH} = -10\mu A$	0.9∨∞			V
V _{OH1}	Output high voltage	$I_{OH} = -800 \mu A$	2.4			٧
	(port 0 in external bus mode)	$I_{OH} = -300 \mu A$	0.75∨∞			٧
		$I_{OH} = -80 \mu A$	0.9∨∞			٧
I _{IL}	Logical 0 input current to ports 1, 2, 3	V _{IN} =0.45∨			-50	μΑ
I _{TL}	Logical 1-to-0 transition current to ports 1, 2, 3	V _{IN} =2∨			-650	μA
l _u ·	Input leakage current to port 0, EA	0.45 < V _{IN} < V _{CC}			±10	μA
lα	Power supply current	See note1	1			1
	Active mode @ 12MHz			11	20	mA
	ldle mode @ 12MHz			1.7	5	mA
	Power-down mode		1	5	50	μ A
R _{RST}	Internal reset pull-down resistor		50		150	kohm
C ₁₀	Pin capacitance	1			10	ρF


Note: 1. See figure 8 through 11 for loc test conditions. Minimum Voc for Power Down is 2V.


☐ ELECTRICAL CHARACTERISTICS(AC)

 $(T_a=0^{\circ}C \text{ or } -40^{\circ}C \sim 85^{\circ}C, V\infty=5V\pm20\%, V_{SS}=0V)$


SYMBOL FIGURE	DE DADAMETED	12MHz CLOCK		VARIABLE CLOCK			
	FIGURE	PARAMETER	MIN	MAX	MIN	MAX.	UNIT
1/taa		Oscillator frequency: Speed Ver-			25	10	1 AI I-
	* .	sions 60C31/51			3.5	12	MHz
tuu	1	ALE pulse width	127		2taa-40	·	ns
t _{AVL}	1	Address valid to ALE low	28		t _{a.a.} -55		ns
t _{ILAX}	1	Address hold after ALE low	48		t _{a.a.} -35		ns
t _{шv}	1	ALE low to valid instruction in		234		4t _{aa} -100	ns
t _{upl}	1	ALE low to PSEN low	43		taa-40		ns
t _{PLPH}	1	PSEN pulse width	205		3t _{aa} -45		ns
t _{PLIV}	1	PSEN low to valid instruction in		145		3t _{a.a.} -105	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns.
t _{PXIZ}	1	Input instruction float after PSEN		59		t _{a.a.} -25	ns
t _{AVIV}	1	Address to valid instruction in		312	1	5t _{a.a.} -105	ns
t _{PLAZ}	1	PSEN low to address float		10		10	ns
Data M	lemory						
t _{RLRH}	2, 3	RD pulse width	400		6t _{a.a} -100		ns
twwn	2, 3	WR pulse width	400		6t _{aa} -100	·	ns
t _{RLDV}	2, 3	RD low to valid data in	4, 4	252		5t _{aa} -165	ns
t _{RHDX}	2, 3	Data hold after RD	0		0		ns
t _{RHDZ}	2, 3	Data float after RD		97		2t _{a.a.} -70	ns
t _{ILDV}	2, 3	ALE low to valid data in		517		8t _{a.a.} -150	ns
t _{AVDV}	2, 3	Address to valid data in		585		9taa165	ns
t _{LLWL}	2, 3	ALE low to RD or WR low	200	300	3t _{a.a.} -50	3taa+50	ns
t _{AVWL}	2, 3	Address valid to WR low or RD low	203		4t _{a.a.} —130	i .	ns
tawx	2, 3	Data valid to WR transition	23		taa-60		ns
t _{w-rox}	2, 3	Data hold after WR	33		taa-50		ns
t _{RLAZ}	2, 3	RD low to address float		0		0	ns
twhLH	2, 3	RD or WR high to ALE high	43	123	t _{a.a.} -40	t _{aa} +40	ns
Externa	al Clock						
tancx	4	High time	20	Ţ	20		ns
tacx	4	Low time	20		20		ns
taa	4	Rise time		20	 	20	ns
tana	4	Fall time		20		20	ns


☐ TIMING DIAGRAM





☐ TIMING DIAGRAM (Continued)










Figure 5. AC Testing Input/Output





NOTE: For timing purposes, a port is no longer floating when a 100mV change from load voltage occurs, and begings to float when a 100mV change from the loaded $V_{\text{OH}}/V_{\text{OL}}$ level occurs. $I_{\text{OH}}/I_{\text{OL}} \ge \pm 20\text{mA}$.

Figure 6. Float Waveform

☐ TIMING DIAGRAM (Continued)







☐ TIMING DIAGRAM (Continued)

